2007-04-22 12:03:17 +00:00
|
|
|
/***************************************************************************
|
|
|
|
* __________ __ ___.
|
|
|
|
* Open \______ \ ____ ____ | | _\_ |__ _______ ___
|
|
|
|
* Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ /
|
|
|
|
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
|
|
|
|
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
|
|
|
|
* \/ \/ \/ \/ \/
|
|
|
|
* $Id$
|
|
|
|
*
|
|
|
|
* Copyright (C) 2002 by Alan Korr
|
|
|
|
*
|
2008-06-28 18:10:04 +00:00
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License
|
|
|
|
* as published by the Free Software Foundation; either version 2
|
|
|
|
* of the License, or (at your option) any later version.
|
2007-04-22 12:03:17 +00:00
|
|
|
*
|
|
|
|
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
|
|
|
|
* KIND, either express or implied.
|
|
|
|
*
|
|
|
|
****************************************************************************/
|
|
|
|
#include "system.h"
|
|
|
|
|
|
|
|
#ifndef BOOTLOADER
|
2008-07-16 11:02:14 +00:00
|
|
|
#include "adc-target.h"
|
|
|
|
#include "button-target.h"
|
|
|
|
|
2007-04-22 12:03:17 +00:00
|
|
|
extern void TIMER1(void);
|
|
|
|
extern void TIMER2(void);
|
|
|
|
|
2009-01-20 16:11:59 +00:00
|
|
|
void __attribute__((interrupt("IRQ"))) irq_handler(void)
|
2007-04-22 12:03:17 +00:00
|
|
|
{
|
|
|
|
if(CURRENT_CORE == CPU)
|
|
|
|
{
|
|
|
|
if (CPU_INT_STAT & TIMER1_MASK)
|
|
|
|
TIMER1();
|
|
|
|
else if (CPU_INT_STAT & TIMER2_MASK)
|
|
|
|
TIMER2();
|
2007-07-29 08:03:21 +00:00
|
|
|
else if (CPU_INT_STAT & GPIO_MASK)
|
2007-07-30 23:48:03 +00:00
|
|
|
{
|
|
|
|
if (GPIOA_INT_STAT)
|
|
|
|
ipod_3g_button_int();
|
|
|
|
#ifdef IPOD_1G2G
|
|
|
|
if (GPIOB_INT_STAT & 0x04)
|
|
|
|
ipod_2g_adc_int();
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
2007-11-27 01:20:26 +00:00
|
|
|
if (COP_INT_STAT & TIMER2_MASK)
|
2007-04-22 12:03:17 +00:00
|
|
|
TIMER2();
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/* TODO: The following two function have been lifted straight from IPL, and
|
|
|
|
hence have a lot of numeric addresses used straight. I'd like to use
|
|
|
|
#defines for these, but don't know what most of them are for or even what
|
|
|
|
they should be named. Because of this I also have no way of knowing how
|
|
|
|
to extend the funtions to do alternate cache configurations and/or
|
|
|
|
some other CPU frequency scaling. */
|
|
|
|
|
|
|
|
#ifndef BOOTLOADER
|
2010-09-08 17:05:49 +00:00
|
|
|
void ICODE_ATTR __attribute__((naked)) cpucache_commit(void)
|
2007-11-27 01:20:26 +00:00
|
|
|
{
|
2010-06-18 06:54:58 +00:00
|
|
|
asm volatile(
|
|
|
|
"mov r0, #0xf0000000 \n"
|
|
|
|
"add r0, r0, #0xc000 \n" /* r0 = CACHE_FLUSH_BASE */
|
|
|
|
"add r1, r0, #0x2000 \n" /* r1 = CACHE_FLUSH_BASE + CACHE_SIZE */
|
|
|
|
"mov r2, #0 \n"
|
|
|
|
"1: \n"
|
2010-09-08 17:05:49 +00:00
|
|
|
"str r2, [r0], #16 \n" /* Commit */
|
2010-06-18 06:54:58 +00:00
|
|
|
"cmp r0, r1 \n"
|
|
|
|
"blo 1b \n"
|
|
|
|
"bx lr \n"
|
|
|
|
);
|
2007-11-27 01:20:26 +00:00
|
|
|
}
|
2010-09-08 17:05:49 +00:00
|
|
|
void cpucache_flush(void) __attribute__((alias("cpucache_commit")));
|
2007-11-27 01:20:26 +00:00
|
|
|
|
2010-09-08 17:05:49 +00:00
|
|
|
void ICODE_ATTR __attribute__((naked)) cpucache_commit_discard(void)
|
2007-11-27 01:20:26 +00:00
|
|
|
{
|
2010-06-18 06:54:58 +00:00
|
|
|
asm volatile(
|
|
|
|
"mov r0, #0xf0000000 \n"
|
|
|
|
"add r2, r0, #0x4000 \n" /* r1 = CACHE_INVALIDATE_BASE */
|
|
|
|
"add r0, r0, #0xc000 \n" /* r0 = CACHE_FLUSH_BASE */
|
|
|
|
"add r1, r0, #0x2000 \n" /* r2 = CACHE_FLUSH_BASE + CACHE_SIZE */
|
|
|
|
"mov r3, #0 \n"
|
|
|
|
"1: \n"
|
2010-09-08 17:05:49 +00:00
|
|
|
"str r3, [r0], #16 \n" /* Commit */
|
|
|
|
"str r3, [r2], #16 \n" /* Discard */
|
2010-06-18 06:54:58 +00:00
|
|
|
"cmp r0, r1 \n"
|
|
|
|
"blo 1b \n"
|
|
|
|
"bx lr \n"
|
|
|
|
);
|
2007-11-27 01:20:26 +00:00
|
|
|
}
|
2010-09-08 17:05:49 +00:00
|
|
|
void cpucache_invalidate(void) __attribute__((alias("cpucache_commit_discard")));
|
2007-11-27 01:20:26 +00:00
|
|
|
|
2007-04-22 12:03:17 +00:00
|
|
|
static void ipod_init_cache(void)
|
|
|
|
{
|
|
|
|
/* Initialising the cache in the iPod bootloader prevents Rockbox from starting */
|
2007-11-27 01:20:26 +00:00
|
|
|
PROC_STAT &= ~0x700;
|
2007-04-22 12:03:17 +00:00
|
|
|
outl(0x4000, 0xcf004020);
|
|
|
|
|
2009-10-19 21:38:52 +00:00
|
|
|
CACHE_CTL = CACHE_CTL_INIT;
|
2007-04-22 12:03:17 +00:00
|
|
|
|
2010-06-18 06:54:58 +00:00
|
|
|
asm volatile(
|
|
|
|
"mov r0, #0xf0000000 \n"
|
|
|
|
"add r0, r0, #0x4000 \n" /* r0 = CACHE_INVALIDATE_BASE */
|
|
|
|
"add r1, r0, #0x2000 \n" /* r1 = CACHE_INVALIDATE_BASE + CACHE_SIZE */
|
|
|
|
"mov r2, #0 \n"
|
|
|
|
"1: \n"
|
|
|
|
"str r2, [r0], #16 \n" /* Invalidate */
|
|
|
|
"cmp r0, r1 \n"
|
|
|
|
"blo 1b \n"
|
|
|
|
: : : "r0", "r1", "r2"
|
|
|
|
);
|
2007-04-22 12:03:17 +00:00
|
|
|
|
2007-11-27 01:20:26 +00:00
|
|
|
/* Cache if (addr & mask) >> 16 == (mask & match) >> 16:
|
|
|
|
* yes: 0x00000000 - 0x03ffffff
|
|
|
|
* no: 0x04000000 - 0x1fffffff
|
|
|
|
* yes: 0x20000000 - 0x23ffffff
|
|
|
|
* no: 0x24000000 - 0x3fffffff <= range containing uncached alias
|
|
|
|
*/
|
|
|
|
CACHE_MASK = 0x00001c00;
|
|
|
|
CACHE_OPERATION = 0x3fc0;
|
2007-04-22 12:03:17 +00:00
|
|
|
|
2009-10-19 21:38:52 +00:00
|
|
|
CACHE_CTL = CACHE_CTL_INIT | CACHE_CTL_RUN;
|
2007-04-22 12:03:17 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
#ifdef HAVE_ADJUSTABLE_CPU_FREQ
|
|
|
|
void set_cpu_frequency(long frequency)
|
2007-07-31 10:56:50 +00:00
|
|
|
#else
|
|
|
|
static void pp_set_cpu_frequency(long frequency)
|
|
|
|
#endif
|
2007-04-22 12:03:17 +00:00
|
|
|
{
|
2007-07-31 10:56:50 +00:00
|
|
|
cpu_frequency = frequency;
|
2007-04-22 12:03:17 +00:00
|
|
|
|
2007-07-31 10:56:50 +00:00
|
|
|
PLL_CONTROL |= 0x6000; /* make sure some enable bits are set */
|
|
|
|
CLOCK_ENABLE = 0x01; /* select source #1 */
|
2007-04-22 12:03:17 +00:00
|
|
|
|
2007-07-31 10:56:50 +00:00
|
|
|
switch (frequency)
|
|
|
|
{
|
|
|
|
case CPUFREQ_MAX:
|
|
|
|
PLL_UNLOCK = 0xd19b; /* unlock frequencies > 66MHz */
|
|
|
|
CLOCK_SOURCE = 0xa9; /* source #1: 24 Mhz, source #2..#4: PLL */
|
|
|
|
PLL_CONTROL = 0xe000; /* PLL enabled */
|
|
|
|
PLL_DIV = 3; /* 10/3 * 24MHz */
|
|
|
|
PLL_MULT = 10;
|
|
|
|
udelay(200); /* wait for relock */
|
|
|
|
break;
|
|
|
|
|
|
|
|
case CPUFREQ_NORMAL:
|
|
|
|
CLOCK_SOURCE = 0xa9; /* source #1: 24 Mhz, source #2..#4: PLL */
|
|
|
|
PLL_CONTROL = 0xe000; /* PLL enabled */
|
|
|
|
PLL_DIV = 4; /* 5/4 * 24MHz */
|
|
|
|
PLL_MULT = 5;
|
|
|
|
udelay(200); /* wait for relock */
|
|
|
|
break;
|
|
|
|
|
|
|
|
case CPUFREQ_SLEEP:
|
|
|
|
CLOCK_SOURCE = 0x51; /* source #2: 32kHz, #1, #2, #4: 24MHz */
|
|
|
|
PLL_CONTROL = 0x6000; /* PLL disabled */
|
|
|
|
udelay(10000); /* let 32kHz source stabilize? */
|
|
|
|
break;
|
|
|
|
|
|
|
|
default:
|
|
|
|
CLOCK_SOURCE = 0x55; /* source #1..#4: 24 Mhz */
|
|
|
|
PLL_CONTROL = 0x6000; /* PLL disabled */
|
|
|
|
cpu_frequency = CPUFREQ_DEFAULT;
|
|
|
|
break;
|
2007-04-22 12:03:17 +00:00
|
|
|
}
|
2007-07-31 10:56:50 +00:00
|
|
|
CLOCK_ENABLE = 0x02; /* select source #2 */
|
2007-04-22 12:03:17 +00:00
|
|
|
}
|
2007-07-31 10:56:50 +00:00
|
|
|
#endif /* !BOOTLOADER */
|
2007-04-22 12:03:17 +00:00
|
|
|
|
|
|
|
void system_init(void)
|
|
|
|
{
|
|
|
|
#ifndef BOOTLOADER
|
|
|
|
if (CURRENT_CORE == CPU)
|
|
|
|
{
|
2007-11-27 01:20:26 +00:00
|
|
|
/* Remap the flash ROM on CPU, keep hidden from COP:
|
|
|
|
* 0x00000000-0x03ffffff = 0x20000000-0x23ffffff */
|
|
|
|
MMAP1_LOGICAL = 0x20003c00;
|
|
|
|
MMAP1_PHYSICAL = 0x00003f84;
|
2007-04-22 12:03:17 +00:00
|
|
|
|
2007-08-06 17:26:28 +00:00
|
|
|
#if defined(IPOD_1G2G) || defined(IPOD_3G)
|
|
|
|
DEV_EN = 0x0b9f; /* don't clock unused PP5002 hardware components */
|
|
|
|
outl(0x0035, 0xcf005004); /* DEV_EN2 ? */
|
|
|
|
#endif
|
|
|
|
|
2007-07-29 07:50:34 +00:00
|
|
|
INT_FORCED_CLR = -1;
|
2008-06-03 05:08:24 +00:00
|
|
|
CPU_INT_DIS = -1;
|
|
|
|
COP_INT_DIS = -1;
|
2007-07-29 07:50:34 +00:00
|
|
|
|
|
|
|
GPIOA_INT_EN = 0;
|
|
|
|
GPIOB_INT_EN = 0;
|
|
|
|
GPIOC_INT_EN = 0;
|
|
|
|
GPIOD_INT_EN = 0;
|
|
|
|
|
2007-11-27 01:20:26 +00:00
|
|
|
#ifdef HAVE_ADJUSTABLE_CPU_FREQ
|
|
|
|
#if NUM_CORES > 1
|
|
|
|
cpu_boost_init();
|
|
|
|
#endif
|
|
|
|
#else
|
2007-07-31 10:56:50 +00:00
|
|
|
pp_set_cpu_frequency(CPUFREQ_MAX);
|
2007-04-22 12:03:17 +00:00
|
|
|
#endif
|
|
|
|
}
|
|
|
|
ipod_init_cache();
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
|
|
|
|
void system_reboot(void)
|
|
|
|
{
|
2007-07-31 10:56:50 +00:00
|
|
|
DEV_RS |= 4;
|
2009-01-08 10:15:32 +00:00
|
|
|
while (1);
|
|
|
|
}
|
|
|
|
|
|
|
|
void system_exception_wait(void)
|
|
|
|
{
|
|
|
|
/* FIXME: we just need the right buttons */
|
|
|
|
CPU_INT_DIS = -1;
|
|
|
|
COP_INT_DIS = -1;
|
|
|
|
|
|
|
|
/* Halt */
|
|
|
|
sleep_core(CURRENT_CORE);
|
|
|
|
while (1);
|
2007-04-22 12:03:17 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
int system_memory_guard(int newmode)
|
|
|
|
{
|
|
|
|
(void)newmode;
|
|
|
|
return 0;
|
|
|
|
}
|