eac1ca22bd
NOTE: this commit does not introduce any change, ideally even the binary should
be almost the same. I checked the disassembly by hand and there are only a few
differences here and there, mostly the compiler decides to compile very close
expressions slightly differently. I tried to run the new code on several targets
to make sure and saw no difference.
The major syntax changes of the new headers are as follows:
- BF_{WR,SET,CLR} are now superpowerful and allows to set several fileds at once:
BF_WR(reg, field1(value1), field2(value2), ...)
- BF_CS (use like BF_WR) does a write to reg_CLR and then reg_SET instead of RMW
- there is no more need for macros like BF_{WR_,SET,CLR}_V, since one can simply
BF_WR with field_V(name)
- the old BF_SETV macro has no trivial equivalent and is replaced with its
its equivalent for BF_WR(reg_SET, ...)
I also rename the register headers: "regs/regs-x.h" -> "regs/x.h" to avoid the
redundant "regs".
Final note: the registers were generated using the following command:
./headergen_v2 -g imx -o ../../firmware/target/arm/imx233/regs/ desc/regs-stmp3{600,700,780}.xml
Change-Id: I7485e8b4315a0929a8edb63e7fa1edcaa54b1edc
135 lines
9.1 KiB
C
135 lines
9.1 KiB
C
/***************************************************************************
|
|
* __________ __ ___.
|
|
* Open \______ \ ____ ____ | | _\_ |__ _______ ___
|
|
* Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ /
|
|
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
|
|
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
|
|
* \/ \/ \/ \/ \/
|
|
* This file was automatically generated by headergen, DO NOT EDIT it.
|
|
* headergen version: 3.0.0
|
|
* stmp3600 version: 2.4.0
|
|
* stmp3600 authors: Amaury Pouly
|
|
*
|
|
* Copyright (C) 2015 by the authors
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation; either version 2
|
|
* of the License, or (at your option) any later version.
|
|
*
|
|
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
|
|
* KIND, either express or implied.
|
|
*
|
|
****************************************************************************/
|
|
#ifndef __HEADERGEN_STMP3600_ANATOP_H__
|
|
#define __HEADERGEN_STMP3600_ANATOP_H__
|
|
|
|
#define HW_ANATOP_PROBE_OUTPUT_SELECT HW(ANATOP_PROBE_OUTPUT_SELECT)
|
|
#define HWA_ANATOP_PROBE_OUTPUT_SELECT (0x8003c200 + 0x0)
|
|
#define HWT_ANATOP_PROBE_OUTPUT_SELECT HWIO_32_RW
|
|
#define HWN_ANATOP_PROBE_OUTPUT_SELECT ANATOP_PROBE_OUTPUT_SELECT
|
|
#define HWI_ANATOP_PROBE_OUTPUT_SELECT
|
|
#define HW_ANATOP_PROBE_OUTPUT_SELECT_SET HW(ANATOP_PROBE_OUTPUT_SELECT_SET)
|
|
#define HWA_ANATOP_PROBE_OUTPUT_SELECT_SET (HWA_ANATOP_PROBE_OUTPUT_SELECT + 0x4)
|
|
#define HWT_ANATOP_PROBE_OUTPUT_SELECT_SET HWIO_32_WO
|
|
#define HWN_ANATOP_PROBE_OUTPUT_SELECT_SET ANATOP_PROBE_OUTPUT_SELECT
|
|
#define HWI_ANATOP_PROBE_OUTPUT_SELECT_SET
|
|
#define HW_ANATOP_PROBE_OUTPUT_SELECT_CLR HW(ANATOP_PROBE_OUTPUT_SELECT_CLR)
|
|
#define HWA_ANATOP_PROBE_OUTPUT_SELECT_CLR (HWA_ANATOP_PROBE_OUTPUT_SELECT + 0x8)
|
|
#define HWT_ANATOP_PROBE_OUTPUT_SELECT_CLR HWIO_32_WO
|
|
#define HWN_ANATOP_PROBE_OUTPUT_SELECT_CLR ANATOP_PROBE_OUTPUT_SELECT
|
|
#define HWI_ANATOP_PROBE_OUTPUT_SELECT_CLR
|
|
#define HW_ANATOP_PROBE_OUTPUT_SELECT_TOG HW(ANATOP_PROBE_OUTPUT_SELECT_TOG)
|
|
#define HWA_ANATOP_PROBE_OUTPUT_SELECT_TOG (HWA_ANATOP_PROBE_OUTPUT_SELECT + 0xc)
|
|
#define HWT_ANATOP_PROBE_OUTPUT_SELECT_TOG HWIO_32_WO
|
|
#define HWN_ANATOP_PROBE_OUTPUT_SELECT_TOG ANATOP_PROBE_OUTPUT_SELECT
|
|
#define HWI_ANATOP_PROBE_OUTPUT_SELECT_TOG
|
|
#define BP_ANATOP_PROBE_OUTPUT_SELECT_OUTPUT_SELECT 0
|
|
#define BM_ANATOP_PROBE_OUTPUT_SELECT_OUTPUT_SELECT 0xffffffff
|
|
#define BF_ANATOP_PROBE_OUTPUT_SELECT_OUTPUT_SELECT(v) (((v) & 0xffffffff) << 0)
|
|
#define BFM_ANATOP_PROBE_OUTPUT_SELECT_OUTPUT_SELECT(v) BM_ANATOP_PROBE_OUTPUT_SELECT_OUTPUT_SELECT
|
|
#define BF_ANATOP_PROBE_OUTPUT_SELECT_OUTPUT_SELECT_V(e) BF_ANATOP_PROBE_OUTPUT_SELECT_OUTPUT_SELECT(BV_ANATOP_PROBE_OUTPUT_SELECT_OUTPUT_SELECT__##e)
|
|
#define BFM_ANATOP_PROBE_OUTPUT_SELECT_OUTPUT_SELECT_V(v) BM_ANATOP_PROBE_OUTPUT_SELECT_OUTPUT_SELECT
|
|
|
|
#define HW_ANATOP_PROBE_INPUT_SELECT HW(ANATOP_PROBE_INPUT_SELECT)
|
|
#define HWA_ANATOP_PROBE_INPUT_SELECT (0x8003c200 + 0x10)
|
|
#define HWT_ANATOP_PROBE_INPUT_SELECT HWIO_32_RW
|
|
#define HWN_ANATOP_PROBE_INPUT_SELECT ANATOP_PROBE_INPUT_SELECT
|
|
#define HWI_ANATOP_PROBE_INPUT_SELECT
|
|
#define HW_ANATOP_PROBE_INPUT_SELECT_SET HW(ANATOP_PROBE_INPUT_SELECT_SET)
|
|
#define HWA_ANATOP_PROBE_INPUT_SELECT_SET (HWA_ANATOP_PROBE_INPUT_SELECT + 0x4)
|
|
#define HWT_ANATOP_PROBE_INPUT_SELECT_SET HWIO_32_WO
|
|
#define HWN_ANATOP_PROBE_INPUT_SELECT_SET ANATOP_PROBE_INPUT_SELECT
|
|
#define HWI_ANATOP_PROBE_INPUT_SELECT_SET
|
|
#define HW_ANATOP_PROBE_INPUT_SELECT_CLR HW(ANATOP_PROBE_INPUT_SELECT_CLR)
|
|
#define HWA_ANATOP_PROBE_INPUT_SELECT_CLR (HWA_ANATOP_PROBE_INPUT_SELECT + 0x8)
|
|
#define HWT_ANATOP_PROBE_INPUT_SELECT_CLR HWIO_32_WO
|
|
#define HWN_ANATOP_PROBE_INPUT_SELECT_CLR ANATOP_PROBE_INPUT_SELECT
|
|
#define HWI_ANATOP_PROBE_INPUT_SELECT_CLR
|
|
#define HW_ANATOP_PROBE_INPUT_SELECT_TOG HW(ANATOP_PROBE_INPUT_SELECT_TOG)
|
|
#define HWA_ANATOP_PROBE_INPUT_SELECT_TOG (HWA_ANATOP_PROBE_INPUT_SELECT + 0xc)
|
|
#define HWT_ANATOP_PROBE_INPUT_SELECT_TOG HWIO_32_WO
|
|
#define HWN_ANATOP_PROBE_INPUT_SELECT_TOG ANATOP_PROBE_INPUT_SELECT
|
|
#define HWI_ANATOP_PROBE_INPUT_SELECT_TOG
|
|
#define BP_ANATOP_PROBE_INPUT_SELECT_INPUT_SELECT 0
|
|
#define BM_ANATOP_PROBE_INPUT_SELECT_INPUT_SELECT 0xffffffff
|
|
#define BF_ANATOP_PROBE_INPUT_SELECT_INPUT_SELECT(v) (((v) & 0xffffffff) << 0)
|
|
#define BFM_ANATOP_PROBE_INPUT_SELECT_INPUT_SELECT(v) BM_ANATOP_PROBE_INPUT_SELECT_INPUT_SELECT
|
|
#define BF_ANATOP_PROBE_INPUT_SELECT_INPUT_SELECT_V(e) BF_ANATOP_PROBE_INPUT_SELECT_INPUT_SELECT(BV_ANATOP_PROBE_INPUT_SELECT_INPUT_SELECT__##e)
|
|
#define BFM_ANATOP_PROBE_INPUT_SELECT_INPUT_SELECT_V(v) BM_ANATOP_PROBE_INPUT_SELECT_INPUT_SELECT
|
|
|
|
#define HW_ANATOP_PROBE_DATA HW(ANATOP_PROBE_DATA)
|
|
#define HWA_ANATOP_PROBE_DATA (0x8003c200 + 0x20)
|
|
#define HWT_ANATOP_PROBE_DATA HWIO_32_RW
|
|
#define HWN_ANATOP_PROBE_DATA ANATOP_PROBE_DATA
|
|
#define HWI_ANATOP_PROBE_DATA
|
|
#define HW_ANATOP_PROBE_DATA_SET HW(ANATOP_PROBE_DATA_SET)
|
|
#define HWA_ANATOP_PROBE_DATA_SET (HWA_ANATOP_PROBE_DATA + 0x4)
|
|
#define HWT_ANATOP_PROBE_DATA_SET HWIO_32_WO
|
|
#define HWN_ANATOP_PROBE_DATA_SET ANATOP_PROBE_DATA
|
|
#define HWI_ANATOP_PROBE_DATA_SET
|
|
#define HW_ANATOP_PROBE_DATA_CLR HW(ANATOP_PROBE_DATA_CLR)
|
|
#define HWA_ANATOP_PROBE_DATA_CLR (HWA_ANATOP_PROBE_DATA + 0x8)
|
|
#define HWT_ANATOP_PROBE_DATA_CLR HWIO_32_WO
|
|
#define HWN_ANATOP_PROBE_DATA_CLR ANATOP_PROBE_DATA
|
|
#define HWI_ANATOP_PROBE_DATA_CLR
|
|
#define HW_ANATOP_PROBE_DATA_TOG HW(ANATOP_PROBE_DATA_TOG)
|
|
#define HWA_ANATOP_PROBE_DATA_TOG (HWA_ANATOP_PROBE_DATA + 0xc)
|
|
#define HWT_ANATOP_PROBE_DATA_TOG HWIO_32_WO
|
|
#define HWN_ANATOP_PROBE_DATA_TOG ANATOP_PROBE_DATA
|
|
#define HWI_ANATOP_PROBE_DATA_TOG
|
|
#define BP_ANATOP_PROBE_DATA_DATA 0
|
|
#define BM_ANATOP_PROBE_DATA_DATA 0xffffffff
|
|
#define BF_ANATOP_PROBE_DATA_DATA(v) (((v) & 0xffffffff) << 0)
|
|
#define BFM_ANATOP_PROBE_DATA_DATA(v) BM_ANATOP_PROBE_DATA_DATA
|
|
#define BF_ANATOP_PROBE_DATA_DATA_V(e) BF_ANATOP_PROBE_DATA_DATA(BV_ANATOP_PROBE_DATA_DATA__##e)
|
|
#define BFM_ANATOP_PROBE_DATA_DATA_V(v) BM_ANATOP_PROBE_DATA_DATA
|
|
|
|
#define HW_ANATOP_PROBE_DIGTOP_SELECT HW(ANATOP_PROBE_DIGTOP_SELECT)
|
|
#define HWA_ANATOP_PROBE_DIGTOP_SELECT (0x8003c200 + 0x30)
|
|
#define HWT_ANATOP_PROBE_DIGTOP_SELECT HWIO_32_RW
|
|
#define HWN_ANATOP_PROBE_DIGTOP_SELECT ANATOP_PROBE_DIGTOP_SELECT
|
|
#define HWI_ANATOP_PROBE_DIGTOP_SELECT
|
|
#define HW_ANATOP_PROBE_DIGTOP_SELECT_SET HW(ANATOP_PROBE_DIGTOP_SELECT_SET)
|
|
#define HWA_ANATOP_PROBE_DIGTOP_SELECT_SET (HWA_ANATOP_PROBE_DIGTOP_SELECT + 0x4)
|
|
#define HWT_ANATOP_PROBE_DIGTOP_SELECT_SET HWIO_32_WO
|
|
#define HWN_ANATOP_PROBE_DIGTOP_SELECT_SET ANATOP_PROBE_DIGTOP_SELECT
|
|
#define HWI_ANATOP_PROBE_DIGTOP_SELECT_SET
|
|
#define HW_ANATOP_PROBE_DIGTOP_SELECT_CLR HW(ANATOP_PROBE_DIGTOP_SELECT_CLR)
|
|
#define HWA_ANATOP_PROBE_DIGTOP_SELECT_CLR (HWA_ANATOP_PROBE_DIGTOP_SELECT + 0x8)
|
|
#define HWT_ANATOP_PROBE_DIGTOP_SELECT_CLR HWIO_32_WO
|
|
#define HWN_ANATOP_PROBE_DIGTOP_SELECT_CLR ANATOP_PROBE_DIGTOP_SELECT
|
|
#define HWI_ANATOP_PROBE_DIGTOP_SELECT_CLR
|
|
#define HW_ANATOP_PROBE_DIGTOP_SELECT_TOG HW(ANATOP_PROBE_DIGTOP_SELECT_TOG)
|
|
#define HWA_ANATOP_PROBE_DIGTOP_SELECT_TOG (HWA_ANATOP_PROBE_DIGTOP_SELECT + 0xc)
|
|
#define HWT_ANATOP_PROBE_DIGTOP_SELECT_TOG HWIO_32_WO
|
|
#define HWN_ANATOP_PROBE_DIGTOP_SELECT_TOG ANATOP_PROBE_DIGTOP_SELECT
|
|
#define HWI_ANATOP_PROBE_DIGTOP_SELECT_TOG
|
|
#define BP_ANATOP_PROBE_DIGTOP_SELECT_DIGTOP_SELECT 0
|
|
#define BM_ANATOP_PROBE_DIGTOP_SELECT_DIGTOP_SELECT 0xffffffff
|
|
#define BF_ANATOP_PROBE_DIGTOP_SELECT_DIGTOP_SELECT(v) (((v) & 0xffffffff) << 0)
|
|
#define BFM_ANATOP_PROBE_DIGTOP_SELECT_DIGTOP_SELECT(v) BM_ANATOP_PROBE_DIGTOP_SELECT_DIGTOP_SELECT
|
|
#define BF_ANATOP_PROBE_DIGTOP_SELECT_DIGTOP_SELECT_V(e) BF_ANATOP_PROBE_DIGTOP_SELECT_DIGTOP_SELECT(BV_ANATOP_PROBE_DIGTOP_SELECT_DIGTOP_SELECT__##e)
|
|
#define BFM_ANATOP_PROBE_DIGTOP_SELECT_DIGTOP_SELECT_V(v) BM_ANATOP_PROBE_DIGTOP_SELECT_DIGTOP_SELECT
|
|
|
|
#endif /* __HEADERGEN_STMP3600_ANATOP_H__*/
|