rockbox/firmware/target/arm/imx233/regs/stmp3700/regs-usbphy.h
Amaury Pouly 017667c2dc imx233: generate register headers for stmp3600, stmp3700 and imx233
Change-Id: Ia87086f4f4f4ecbb844ffd869407b14ea2509934
2013-06-15 22:27:34 +02:00

300 lines
15 KiB
C

/***************************************************************************
* __________ __ ___.
* Open \______ \ ____ ____ | | _\_ |__ _______ ___
* Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ /
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
* \/ \/ \/ \/ \/
* This file was automatically generated by headergen, DO NOT EDIT it.
* headergen version: 2.1.7
* XML versions: stmp3700:3.2.0
*
* Copyright (C) 2013 by Amaury Pouly
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
* KIND, either express or implied.
*
****************************************************************************/
#ifndef __HEADERGEN__STMP3700__USBPHY__H__
#define __HEADERGEN__STMP3700__USBPHY__H__
#define REGS_USBPHY_BASE (0x8007c000)
#define REGS_USBPHY_VERSION "3.2.0"
/**
* Register: HW_USBPHY_PWD
* Address: 0
* SCT: yes
*/
#define HW_USBPHY_PWD (*(volatile unsigned long *)(REGS_USBPHY_BASE + 0x0 + 0x0))
#define HW_USBPHY_PWD_SET (*(volatile unsigned long *)(REGS_USBPHY_BASE + 0x0 + 0x4))
#define HW_USBPHY_PWD_CLR (*(volatile unsigned long *)(REGS_USBPHY_BASE + 0x0 + 0x8))
#define HW_USBPHY_PWD_TOG (*(volatile unsigned long *)(REGS_USBPHY_BASE + 0x0 + 0xc))
#define BP_USBPHY_PWD_RXPWDRX 20
#define BM_USBPHY_PWD_RXPWDRX 0x100000
#define BF_USBPHY_PWD_RXPWDRX(v) (((v) << 20) & 0x100000)
#define BP_USBPHY_PWD_RXPWDDIFF 19
#define BM_USBPHY_PWD_RXPWDDIFF 0x80000
#define BF_USBPHY_PWD_RXPWDDIFF(v) (((v) << 19) & 0x80000)
#define BP_USBPHY_PWD_RXPWD1PT1 18
#define BM_USBPHY_PWD_RXPWD1PT1 0x40000
#define BF_USBPHY_PWD_RXPWD1PT1(v) (((v) << 18) & 0x40000)
#define BP_USBPHY_PWD_RXPWDENV 17
#define BM_USBPHY_PWD_RXPWDENV 0x20000
#define BF_USBPHY_PWD_RXPWDENV(v) (((v) << 17) & 0x20000)
#define BP_USBPHY_PWD_TXPWDCOMP 14
#define BM_USBPHY_PWD_TXPWDCOMP 0x4000
#define BF_USBPHY_PWD_TXPWDCOMP(v) (((v) << 14) & 0x4000)
#define BP_USBPHY_PWD_TXPWDVBG 13
#define BM_USBPHY_PWD_TXPWDVBG 0x2000
#define BF_USBPHY_PWD_TXPWDVBG(v) (((v) << 13) & 0x2000)
#define BP_USBPHY_PWD_TXPWDV2I 12
#define BM_USBPHY_PWD_TXPWDV2I 0x1000
#define BF_USBPHY_PWD_TXPWDV2I(v) (((v) << 12) & 0x1000)
#define BP_USBPHY_PWD_TXPWDIBIAS 11
#define BM_USBPHY_PWD_TXPWDIBIAS 0x800
#define BF_USBPHY_PWD_TXPWDIBIAS(v) (((v) << 11) & 0x800)
#define BP_USBPHY_PWD_TXPWDFS 10
#define BM_USBPHY_PWD_TXPWDFS 0x400
#define BF_USBPHY_PWD_TXPWDFS(v) (((v) << 10) & 0x400)
/**
* Register: HW_USBPHY_TX
* Address: 0x10
* SCT: yes
*/
#define HW_USBPHY_TX (*(volatile unsigned long *)(REGS_USBPHY_BASE + 0x10 + 0x0))
#define HW_USBPHY_TX_SET (*(volatile unsigned long *)(REGS_USBPHY_BASE + 0x10 + 0x4))
#define HW_USBPHY_TX_CLR (*(volatile unsigned long *)(REGS_USBPHY_BASE + 0x10 + 0x8))
#define HW_USBPHY_TX_TOG (*(volatile unsigned long *)(REGS_USBPHY_BASE + 0x10 + 0xc))
#define BP_USBPHY_TX_USBPHY_TX_EDGECTRL 26
#define BM_USBPHY_TX_USBPHY_TX_EDGECTRL 0x1c000000
#define BF_USBPHY_TX_USBPHY_TX_EDGECTRL(v) (((v) << 26) & 0x1c000000)
#define BP_USBPHY_TX_USBPHY_TX_SYNC_INVERT 25
#define BM_USBPHY_TX_USBPHY_TX_SYNC_INVERT 0x2000000
#define BF_USBPHY_TX_USBPHY_TX_SYNC_INVERT(v) (((v) << 25) & 0x2000000)
#define BP_USBPHY_TX_USBPHY_TX_SYNC_MUX 24
#define BM_USBPHY_TX_USBPHY_TX_SYNC_MUX 0x1000000
#define BF_USBPHY_TX_USBPHY_TX_SYNC_MUX(v) (((v) << 24) & 0x1000000)
#define BP_USBPHY_TX_TXCMPOUT_STATUS 23
#define BM_USBPHY_TX_TXCMPOUT_STATUS 0x800000
#define BF_USBPHY_TX_TXCMPOUT_STATUS(v) (((v) << 23) & 0x800000)
#define BP_USBPHY_TX_TXENCAL45DP 21
#define BM_USBPHY_TX_TXENCAL45DP 0x200000
#define BF_USBPHY_TX_TXENCAL45DP(v) (((v) << 21) & 0x200000)
#define BP_USBPHY_TX_TXCAL45DP 16
#define BM_USBPHY_TX_TXCAL45DP 0xf0000
#define BF_USBPHY_TX_TXCAL45DP(v) (((v) << 16) & 0xf0000)
#define BP_USBPHY_TX_TXENCAL45DN 13
#define BM_USBPHY_TX_TXENCAL45DN 0x2000
#define BF_USBPHY_TX_TXENCAL45DN(v) (((v) << 13) & 0x2000)
#define BP_USBPHY_TX_TXCAL45DN 8
#define BM_USBPHY_TX_TXCAL45DN 0xf00
#define BF_USBPHY_TX_TXCAL45DN(v) (((v) << 8) & 0xf00)
#define BP_USBPHY_TX_TXCALIBRATE 7
#define BM_USBPHY_TX_TXCALIBRATE 0x80
#define BF_USBPHY_TX_TXCALIBRATE(v) (((v) << 7) & 0x80)
#define BP_USBPHY_TX_D_CAL 0
#define BM_USBPHY_TX_D_CAL 0xf
#define BF_USBPHY_TX_D_CAL(v) (((v) << 0) & 0xf)
/**
* Register: HW_USBPHY_RX
* Address: 0x20
* SCT: yes
*/
#define HW_USBPHY_RX (*(volatile unsigned long *)(REGS_USBPHY_BASE + 0x20 + 0x0))
#define HW_USBPHY_RX_SET (*(volatile unsigned long *)(REGS_USBPHY_BASE + 0x20 + 0x4))
#define HW_USBPHY_RX_CLR (*(volatile unsigned long *)(REGS_USBPHY_BASE + 0x20 + 0x8))
#define HW_USBPHY_RX_TOG (*(volatile unsigned long *)(REGS_USBPHY_BASE + 0x20 + 0xc))
#define BP_USBPHY_RX_RXDBYPASS 22
#define BM_USBPHY_RX_RXDBYPASS 0x400000
#define BF_USBPHY_RX_RXDBYPASS(v) (((v) << 22) & 0x400000)
#define BP_USBPHY_RX_DISCONADJ 4
#define BM_USBPHY_RX_DISCONADJ 0x30
#define BF_USBPHY_RX_DISCONADJ(v) (((v) << 4) & 0x30)
#define BP_USBPHY_RX_ENVADJ 0
#define BM_USBPHY_RX_ENVADJ 0x3
#define BF_USBPHY_RX_ENVADJ(v) (((v) << 0) & 0x3)
/**
* Register: HW_USBPHY_CTRL
* Address: 0x30
* SCT: yes
*/
#define HW_USBPHY_CTRL (*(volatile unsigned long *)(REGS_USBPHY_BASE + 0x30 + 0x0))
#define HW_USBPHY_CTRL_SET (*(volatile unsigned long *)(REGS_USBPHY_BASE + 0x30 + 0x4))
#define HW_USBPHY_CTRL_CLR (*(volatile unsigned long *)(REGS_USBPHY_BASE + 0x30 + 0x8))
#define HW_USBPHY_CTRL_TOG (*(volatile unsigned long *)(REGS_USBPHY_BASE + 0x30 + 0xc))
#define BP_USBPHY_CTRL_SFTRST 31
#define BM_USBPHY_CTRL_SFTRST 0x80000000
#define BF_USBPHY_CTRL_SFTRST(v) (((v) << 31) & 0x80000000)
#define BP_USBPHY_CTRL_CLKGATE 30
#define BM_USBPHY_CTRL_CLKGATE 0x40000000
#define BF_USBPHY_CTRL_CLKGATE(v) (((v) << 30) & 0x40000000)
#define BP_USBPHY_CTRL_UTMI_SUSPENDM 29
#define BM_USBPHY_CTRL_UTMI_SUSPENDM 0x20000000
#define BF_USBPHY_CTRL_UTMI_SUSPENDM(v) (((v) << 29) & 0x20000000)
#define BP_USBPHY_CTRL_HOST_FORCE_LS_SE0 28
#define BM_USBPHY_CTRL_HOST_FORCE_LS_SE0 0x10000000
#define BF_USBPHY_CTRL_HOST_FORCE_LS_SE0(v) (((v) << 28) & 0x10000000)
#define BP_USBPHY_CTRL_DATA_ON_LRADC 13
#define BM_USBPHY_CTRL_DATA_ON_LRADC 0x2000
#define BF_USBPHY_CTRL_DATA_ON_LRADC(v) (((v) << 13) & 0x2000)
#define BP_USBPHY_CTRL_DEVPLUGIN_IRQ 12
#define BM_USBPHY_CTRL_DEVPLUGIN_IRQ 0x1000
#define BF_USBPHY_CTRL_DEVPLUGIN_IRQ(v) (((v) << 12) & 0x1000)
#define BP_USBPHY_CTRL_ENIRQDEVPLUGIN 11
#define BM_USBPHY_CTRL_ENIRQDEVPLUGIN 0x800
#define BF_USBPHY_CTRL_ENIRQDEVPLUGIN(v) (((v) << 11) & 0x800)
#define BP_USBPHY_CTRL_RESUME_IRQ 10
#define BM_USBPHY_CTRL_RESUME_IRQ 0x400
#define BF_USBPHY_CTRL_RESUME_IRQ(v) (((v) << 10) & 0x400)
#define BP_USBPHY_CTRL_ENIRQRESUMEDETECT 9
#define BM_USBPHY_CTRL_ENIRQRESUMEDETECT 0x200
#define BF_USBPHY_CTRL_ENIRQRESUMEDETECT(v) (((v) << 9) & 0x200)
#define BP_USBPHY_CTRL_ENOTGIDDETECT 7
#define BM_USBPHY_CTRL_ENOTGIDDETECT 0x80
#define BF_USBPHY_CTRL_ENOTGIDDETECT(v) (((v) << 7) & 0x80)
#define BP_USBPHY_CTRL_DEVPLUGIN_POLARITY 5
#define BM_USBPHY_CTRL_DEVPLUGIN_POLARITY 0x20
#define BF_USBPHY_CTRL_DEVPLUGIN_POLARITY(v) (((v) << 5) & 0x20)
#define BP_USBPHY_CTRL_ENDEVPLUGINDETECT 4
#define BM_USBPHY_CTRL_ENDEVPLUGINDETECT 0x10
#define BF_USBPHY_CTRL_ENDEVPLUGINDETECT(v) (((v) << 4) & 0x10)
#define BP_USBPHY_CTRL_HOSTDISCONDETECT_IRQ 3
#define BM_USBPHY_CTRL_HOSTDISCONDETECT_IRQ 0x8
#define BF_USBPHY_CTRL_HOSTDISCONDETECT_IRQ(v) (((v) << 3) & 0x8)
#define BP_USBPHY_CTRL_ENIRQHOSTDISCON 2
#define BM_USBPHY_CTRL_ENIRQHOSTDISCON 0x4
#define BF_USBPHY_CTRL_ENIRQHOSTDISCON(v) (((v) << 2) & 0x4)
#define BP_USBPHY_CTRL_ENHOSTDISCONDETECT 1
#define BM_USBPHY_CTRL_ENHOSTDISCONDETECT 0x2
#define BF_USBPHY_CTRL_ENHOSTDISCONDETECT(v) (((v) << 1) & 0x2)
#define BP_USBPHY_CTRL_ENHSPRECHARGEXMIT 0
#define BM_USBPHY_CTRL_ENHSPRECHARGEXMIT 0x1
#define BF_USBPHY_CTRL_ENHSPRECHARGEXMIT(v) (((v) << 0) & 0x1)
/**
* Register: HW_USBPHY_STATUS
* Address: 0x40
* SCT: no
*/
#define HW_USBPHY_STATUS (*(volatile unsigned long *)(REGS_USBPHY_BASE + 0x40))
#define BP_USBPHY_STATUS_RESUME_STATUS 10
#define BM_USBPHY_STATUS_RESUME_STATUS 0x400
#define BF_USBPHY_STATUS_RESUME_STATUS(v) (((v) << 10) & 0x400)
#define BP_USBPHY_STATUS_OTGID_STATUS 8
#define BM_USBPHY_STATUS_OTGID_STATUS 0x100
#define BF_USBPHY_STATUS_OTGID_STATUS(v) (((v) << 8) & 0x100)
#define BP_USBPHY_STATUS_DEVPLUGIN_STATUS 6
#define BM_USBPHY_STATUS_DEVPLUGIN_STATUS 0x40
#define BF_USBPHY_STATUS_DEVPLUGIN_STATUS(v) (((v) << 6) & 0x40)
#define BP_USBPHY_STATUS_HOSTDISCONDETECT_STATUS 3
#define BM_USBPHY_STATUS_HOSTDISCONDETECT_STATUS 0x8
#define BF_USBPHY_STATUS_HOSTDISCONDETECT_STATUS(v) (((v) << 3) & 0x8)
/**
* Register: HW_USBPHY_DEBUG
* Address: 0x50
* SCT: yes
*/
#define HW_USBPHY_DEBUG (*(volatile unsigned long *)(REGS_USBPHY_BASE + 0x50 + 0x0))
#define HW_USBPHY_DEBUG_SET (*(volatile unsigned long *)(REGS_USBPHY_BASE + 0x50 + 0x4))
#define HW_USBPHY_DEBUG_CLR (*(volatile unsigned long *)(REGS_USBPHY_BASE + 0x50 + 0x8))
#define HW_USBPHY_DEBUG_TOG (*(volatile unsigned long *)(REGS_USBPHY_BASE + 0x50 + 0xc))
#define BP_USBPHY_DEBUG_CLKGATE 30
#define BM_USBPHY_DEBUG_CLKGATE 0x40000000
#define BF_USBPHY_DEBUG_CLKGATE(v) (((v) << 30) & 0x40000000)
#define BP_USBPHY_DEBUG_HOST_RESUME_DEBUG 29
#define BM_USBPHY_DEBUG_HOST_RESUME_DEBUG 0x20000000
#define BF_USBPHY_DEBUG_HOST_RESUME_DEBUG(v) (((v) << 29) & 0x20000000)
#define BP_USBPHY_DEBUG_SQUELCHRESETLENGTH 25
#define BM_USBPHY_DEBUG_SQUELCHRESETLENGTH 0x1e000000
#define BF_USBPHY_DEBUG_SQUELCHRESETLENGTH(v) (((v) << 25) & 0x1e000000)
#define BP_USBPHY_DEBUG_ENSQUELCHRESET 24
#define BM_USBPHY_DEBUG_ENSQUELCHRESET 0x1000000
#define BF_USBPHY_DEBUG_ENSQUELCHRESET(v) (((v) << 24) & 0x1000000)
#define BP_USBPHY_DEBUG_SQUELCHRESETCOUNT 16
#define BM_USBPHY_DEBUG_SQUELCHRESETCOUNT 0x1f0000
#define BF_USBPHY_DEBUG_SQUELCHRESETCOUNT(v) (((v) << 16) & 0x1f0000)
#define BP_USBPHY_DEBUG_ENTX2RXCOUNT 12
#define BM_USBPHY_DEBUG_ENTX2RXCOUNT 0x1000
#define BF_USBPHY_DEBUG_ENTX2RXCOUNT(v) (((v) << 12) & 0x1000)
#define BP_USBPHY_DEBUG_TX2RXCOUNT 8
#define BM_USBPHY_DEBUG_TX2RXCOUNT 0xf00
#define BF_USBPHY_DEBUG_TX2RXCOUNT(v) (((v) << 8) & 0xf00)
#define BP_USBPHY_DEBUG_ENHSTPULLDOWN 4
#define BM_USBPHY_DEBUG_ENHSTPULLDOWN 0x30
#define BF_USBPHY_DEBUG_ENHSTPULLDOWN(v) (((v) << 4) & 0x30)
#define BP_USBPHY_DEBUG_HSTPULLDOWN 2
#define BM_USBPHY_DEBUG_HSTPULLDOWN 0xc
#define BF_USBPHY_DEBUG_HSTPULLDOWN(v) (((v) << 2) & 0xc)
#define BP_USBPHY_DEBUG_DEBUG_INTERFACE_HOLD 1
#define BM_USBPHY_DEBUG_DEBUG_INTERFACE_HOLD 0x2
#define BF_USBPHY_DEBUG_DEBUG_INTERFACE_HOLD(v) (((v) << 1) & 0x2)
#define BP_USBPHY_DEBUG_OTGIDPIOLOCK 0
#define BM_USBPHY_DEBUG_OTGIDPIOLOCK 0x1
#define BF_USBPHY_DEBUG_OTGIDPIOLOCK(v) (((v) << 0) & 0x1)
/**
* Register: HW_USBPHY_DEBUG0_STATUS
* Address: 0x60
* SCT: no
*/
#define HW_USBPHY_DEBUG0_STATUS (*(volatile unsigned long *)(REGS_USBPHY_BASE + 0x60))
#define BP_USBPHY_DEBUG0_STATUS_SQUELCH_COUNT 26
#define BM_USBPHY_DEBUG0_STATUS_SQUELCH_COUNT 0xfc000000
#define BF_USBPHY_DEBUG0_STATUS_SQUELCH_COUNT(v) (((v) << 26) & 0xfc000000)
#define BP_USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT 16
#define BM_USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT 0x3ff0000
#define BF_USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT(v) (((v) << 16) & 0x3ff0000)
#define BP_USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT 0
#define BM_USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT 0xffff
#define BF_USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT(v) (((v) << 0) & 0xffff)
/**
* Register: HW_USBPHY_DEBUG1
* Address: 0x70
* SCT: yes
*/
#define HW_USBPHY_DEBUG1 (*(volatile unsigned long *)(REGS_USBPHY_BASE + 0x70 + 0x0))
#define HW_USBPHY_DEBUG1_SET (*(volatile unsigned long *)(REGS_USBPHY_BASE + 0x70 + 0x4))
#define HW_USBPHY_DEBUG1_CLR (*(volatile unsigned long *)(REGS_USBPHY_BASE + 0x70 + 0x8))
#define HW_USBPHY_DEBUG1_TOG (*(volatile unsigned long *)(REGS_USBPHY_BASE + 0x70 + 0xc))
#define BP_USBPHY_DEBUG1_ENTAILADJVD 13
#define BM_USBPHY_DEBUG1_ENTAILADJVD 0x6000
#define BF_USBPHY_DEBUG1_ENTAILADJVD(v) (((v) << 13) & 0x6000)
#define BP_USBPHY_DEBUG1_ENTX2TX 12
#define BM_USBPHY_DEBUG1_ENTX2TX 0x1000
#define BF_USBPHY_DEBUG1_ENTX2TX(v) (((v) << 12) & 0x1000)
#define BP_USBPHY_DEBUG1_PLL_IS_240 8
#define BM_USBPHY_DEBUG1_PLL_IS_240 0x100
#define BF_USBPHY_DEBUG1_PLL_IS_240(v) (((v) << 8) & 0x100)
#define BP_USBPHY_DEBUG1_DBG_ADDRESS 0
#define BM_USBPHY_DEBUG1_DBG_ADDRESS 0xf
#define BF_USBPHY_DEBUG1_DBG_ADDRESS(v) (((v) << 0) & 0xf)
/**
* Register: HW_USBPHY_VERSION
* Address: 0x80
* SCT: no
*/
#define HW_USBPHY_VERSION (*(volatile unsigned long *)(REGS_USBPHY_BASE + 0x80))
#define BP_USBPHY_VERSION_MAJOR 24
#define BM_USBPHY_VERSION_MAJOR 0xff000000
#define BF_USBPHY_VERSION_MAJOR(v) (((v) << 24) & 0xff000000)
#define BP_USBPHY_VERSION_MINOR 16
#define BM_USBPHY_VERSION_MINOR 0xff0000
#define BF_USBPHY_VERSION_MINOR(v) (((v) << 16) & 0xff0000)
#define BP_USBPHY_VERSION_STEP 0
#define BM_USBPHY_VERSION_STEP 0xffff
#define BF_USBPHY_VERSION_STEP(v) (((v) << 0) & 0xffff)
#endif /* __HEADERGEN__STMP3700__USBPHY__H__ */