78d29f535f
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@16831 a1c6a512-1295-4272-9138-f99709370657
352 lines
9.6 KiB
C
352 lines
9.6 KiB
C
/***************************************************************************
|
|
* __________ __ ___.
|
|
* Open \______ \ ____ ____ | | _\_ |__ _______ ___
|
|
* Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ /
|
|
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
|
|
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
|
|
* \/ \/ \/ \/ \/
|
|
* $Id$
|
|
*
|
|
* Copyright (C) 2002 Randy D. Wood
|
|
*
|
|
* All files in this archive are subject to the GNU General Public License.
|
|
* See the file COPYING in the source tree root for full license agreement.
|
|
*
|
|
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
|
|
* KIND, either express or implied.
|
|
*
|
|
****************************************************************************/
|
|
|
|
#include "config.h"
|
|
#include "lcd.h"
|
|
#include "lcd-remote.h"
|
|
#include "thread.h"
|
|
#include "kernel.h"
|
|
#include "sprintf.h"
|
|
#include "button.h"
|
|
#include "file.h"
|
|
#include "audio.h"
|
|
#include "system.h"
|
|
#include "i2c.h"
|
|
#include "adc.h"
|
|
#include "string.h"
|
|
#include "buffer.h"
|
|
|
|
#ifdef MI4_FORMAT
|
|
#include "crc32-mi4.h"
|
|
#undef FIRMWARE_OFFSET_FILE_CRC
|
|
#undef FIRMWARE_OFFSET_FILE_DATA
|
|
#define FIRMWARE_OFFSET_FILE_CRC 0xC
|
|
#define FIRMWARE_OFFSET_FILE_DATA 0x200
|
|
#endif
|
|
|
|
#if !defined(IRIVER_IFP7XX_SERIES) && \
|
|
(CONFIG_CPU != PP5002) && (CONFIG_CPU != S3C2440)
|
|
/* FIX: this doesn't work on iFP, 3rd Gen ipods */
|
|
|
|
#define IRQ0_EDGE_TRIGGER 0x80
|
|
|
|
#ifdef CPU_PP
|
|
/* Handle the COP properly - it needs to jump to a function outside SDRAM while
|
|
* the new firmware is being loaded, and then jump to the start of SDRAM
|
|
* TODO: Use the mailboxes built into the PP processor for this
|
|
*/
|
|
|
|
#if NUM_CORES > 1
|
|
volatile unsigned char IDATA_ATTR cpu_message = 0;
|
|
volatile unsigned char IDATA_ATTR cpu_reply = 0;
|
|
extern int cop_idlestackbegin[];
|
|
|
|
void rolo_restart_cop(void) ICODE_ATTR;
|
|
void rolo_restart_cop(void)
|
|
{
|
|
if (CURRENT_CORE == CPU)
|
|
{
|
|
/* There should be free thread slots aplenty */
|
|
create_thread(rolo_restart_cop, cop_idlestackbegin, IDLE_STACK_SIZE,
|
|
0, "rolo COP" IF_PRIO(, PRIORITY_REALTIME)
|
|
IF_COP(, COP));
|
|
return;
|
|
}
|
|
|
|
COP_INT_CLR = -1;
|
|
|
|
/* Invalidate cache */
|
|
invalidate_icache();
|
|
|
|
/* Disable cache */
|
|
CACHE_CTL = CACHE_CTL_DISABLE;
|
|
|
|
/* Tell the main core that we're ready to reload */
|
|
cpu_reply = 1;
|
|
|
|
/* Wait while RoLo loads the image into SDRAM */
|
|
/* TODO: Accept checksum failure gracefully */
|
|
while(cpu_message != 1);
|
|
|
|
/* Acknowledge the CPU and then reload */
|
|
cpu_reply = 2;
|
|
|
|
asm volatile(
|
|
"mov r0, #0x10000000 \n"
|
|
"mov pc, r0 \n"
|
|
);
|
|
}
|
|
#endif /* NUM_CORES > 1 */
|
|
#endif /* CPU_PP */
|
|
|
|
static void rolo_error(const char *text)
|
|
{
|
|
lcd_clear_display();
|
|
lcd_puts(0, 0, "ROLO error:");
|
|
lcd_puts_scroll(0, 1, text);
|
|
lcd_update();
|
|
button_get(true);
|
|
button_get(true);
|
|
button_get(true);
|
|
lcd_stop_scroll();
|
|
}
|
|
|
|
#if CONFIG_CPU == SH7034
|
|
/* these are in assembler file "descramble.S" */
|
|
extern unsigned short descramble(const unsigned char* source,
|
|
unsigned char* dest, int length);
|
|
extern void rolo_restart(const unsigned char* source, unsigned char* dest,
|
|
int length);
|
|
#else
|
|
|
|
/* explicitly put this code in iram, ICODE_ATTR is defined to be null for some
|
|
targets that are low on iram, like the gigabeat F/X */
|
|
void rolo_restart(const unsigned char* source, unsigned char* dest,
|
|
long length) __attribute__ ((section(".icode")));
|
|
void rolo_restart(const unsigned char* source, unsigned char* dest,
|
|
long length)
|
|
{
|
|
long i;
|
|
unsigned char* localdest = dest;
|
|
|
|
/* This is the equivalent of a call to memcpy() but this must be done from
|
|
iram to avoid overwriting itself and we don't want to depend on memcpy()
|
|
always being in iram */
|
|
for(i = 0;i < length;i++)
|
|
*localdest++ = *source++;
|
|
|
|
#if defined(CPU_COLDFIRE)
|
|
asm (
|
|
"movec.l %0,%%vbr \n"
|
|
"move.l (%0)+,%%sp \n"
|
|
"move.l (%0),%0 \n"
|
|
"jmp (%0) \n"
|
|
: : "a"(dest)
|
|
);
|
|
#elif defined(CPU_PP502x)
|
|
CPU_INT_CLR = -1;
|
|
|
|
/* Flush cache */
|
|
flush_icache();
|
|
|
|
/* Disable cache */
|
|
CACHE_CTL = CACHE_CTL_DISABLE;
|
|
|
|
/* Reset the memory mapping registers to zero */
|
|
{
|
|
volatile unsigned long *mmap_reg;
|
|
for (mmap_reg = &MMAP_FIRST; mmap_reg <= &MMAP_LAST; mmap_reg++)
|
|
*mmap_reg = 0;
|
|
}
|
|
|
|
#if NUM_CORES > 1
|
|
/* Tell the COP it's safe to continue rebooting */
|
|
cpu_message = 1;
|
|
|
|
/* Wait for the COP to tell us it is rebooting */
|
|
while(cpu_reply != 2);
|
|
#endif
|
|
|
|
asm volatile(
|
|
"mov r0, #0x10000000 \n"
|
|
"mov pc, r0 \n"
|
|
);
|
|
#endif
|
|
}
|
|
#endif
|
|
|
|
/* This is assigned in the linker control file */
|
|
extern unsigned long loadaddress;
|
|
|
|
/***************************************************************************
|
|
*
|
|
* Name: rolo_load_app(char *filename,int scrambled)
|
|
* Filename must be a fully defined filename including the path and extension
|
|
*
|
|
***************************************************************************/
|
|
int rolo_load(const char* filename)
|
|
{
|
|
int fd;
|
|
long length;
|
|
#if defined(CPU_COLDFIRE) || defined(CPU_ARM)
|
|
#if !defined(MI4_FORMAT)
|
|
int i;
|
|
#endif
|
|
unsigned long checksum,file_checksum;
|
|
#else
|
|
long file_length;
|
|
unsigned short checksum,file_checksum;
|
|
#endif
|
|
unsigned char* ramstart = (void*)&loadaddress;
|
|
|
|
lcd_clear_display();
|
|
lcd_puts(0, 0, "ROLO...");
|
|
lcd_puts(0, 1, "Loading");
|
|
lcd_update();
|
|
#ifdef HAVE_REMOTE_LCD
|
|
lcd_remote_clear_display();
|
|
lcd_remote_puts(0, 0, "ROLO...");
|
|
lcd_remote_puts(0, 1, "Loading");
|
|
lcd_remote_update();
|
|
#endif
|
|
|
|
audio_stop();
|
|
|
|
fd = open(filename, O_RDONLY);
|
|
if(-1 == fd) {
|
|
rolo_error("File not found");
|
|
return -1;
|
|
}
|
|
|
|
length = filesize(fd) - FIRMWARE_OFFSET_FILE_DATA;
|
|
|
|
#if defined(CPU_COLDFIRE) || defined(CPU_PP) || (CONFIG_CPU==DM320)
|
|
/* Read and save checksum */
|
|
lseek(fd, FIRMWARE_OFFSET_FILE_CRC, SEEK_SET);
|
|
if (read(fd, &file_checksum, 4) != 4) {
|
|
rolo_error("Error Reading checksum");
|
|
return -1;
|
|
}
|
|
|
|
#if !defined(MI4_FORMAT)
|
|
/* Rockbox checksums are big-endian */
|
|
file_checksum = betoh32(file_checksum);
|
|
#endif
|
|
|
|
#if defined(CPU_PP) && NUM_CORES > 1
|
|
lcd_puts(0, 2, "Waiting for coprocessor...");
|
|
lcd_update();
|
|
rolo_restart_cop();
|
|
/* Wait for COP to be in safe code */
|
|
while(cpu_reply != 1);
|
|
lcd_puts(0, 2, " ");
|
|
lcd_update();
|
|
#endif
|
|
|
|
lseek(fd, FIRMWARE_OFFSET_FILE_DATA, SEEK_SET);
|
|
|
|
if (read(fd, audiobuf, length) != length) {
|
|
rolo_error("Error Reading File");
|
|
return -1;
|
|
}
|
|
|
|
#ifdef MI4_FORMAT
|
|
/* Check CRC32 to see if we have a valid file */
|
|
chksum_crc32gentab();
|
|
checksum = chksum_crc32 (audiobuf, length);
|
|
#else
|
|
checksum = MODEL_NUMBER;
|
|
|
|
for(i = 0;i < length;i++) {
|
|
checksum += audiobuf[i];
|
|
}
|
|
#endif
|
|
|
|
/* Verify checksum against file header */
|
|
if (checksum != file_checksum) {
|
|
rolo_error("Checksum Error");
|
|
return -1;
|
|
}
|
|
|
|
lcd_puts(0, 1, "Executing");
|
|
lcd_update();
|
|
#ifdef HAVE_REMOTE_LCD
|
|
lcd_remote_puts(0, 1, "Executing");
|
|
lcd_remote_update();
|
|
#endif
|
|
adc_close();
|
|
|
|
#ifdef CPU_ARM
|
|
disable_fiq();
|
|
#endif
|
|
set_irq_level(DISABLE_INTERRUPTS);
|
|
|
|
#elif CONFIG_CPU == SH7034
|
|
/* Read file length from header and compare to real file length */
|
|
lseek(fd, FIRMWARE_OFFSET_FILE_LENGTH, SEEK_SET);
|
|
if(read(fd, &file_length, 4) != 4) {
|
|
rolo_error("Error Reading File Length");
|
|
return -1;
|
|
}
|
|
if (length != file_length) {
|
|
rolo_error("File length mismatch");
|
|
return -1;
|
|
}
|
|
|
|
/* Read and save checksum */
|
|
lseek(fd, FIRMWARE_OFFSET_FILE_CRC, SEEK_SET);
|
|
if (read(fd, &file_checksum, 2) != 2) {
|
|
rolo_error("Error Reading checksum");
|
|
return -1;
|
|
}
|
|
lseek(fd, FIRMWARE_OFFSET_FILE_DATA, SEEK_SET);
|
|
|
|
/* verify that file can be read and descrambled */
|
|
if ((audiobuf + (2*length)+4) >= audiobufend) {
|
|
rolo_error("Not enough room to load file");
|
|
return -1;
|
|
}
|
|
|
|
if (read(fd, &audiobuf[length], length) != (int)length) {
|
|
rolo_error("Error Reading File");
|
|
return -1;
|
|
}
|
|
|
|
lcd_puts(0, 1, "Descramble");
|
|
lcd_update();
|
|
|
|
checksum = descramble(audiobuf + length, audiobuf, length);
|
|
|
|
/* Verify checksum against file header */
|
|
if (checksum != file_checksum) {
|
|
rolo_error("Checksum Error");
|
|
return -1;
|
|
}
|
|
|
|
lcd_puts(0, 1, "Executing ");
|
|
lcd_update();
|
|
|
|
set_irq_level(HIGHEST_IRQ_LEVEL);
|
|
|
|
/* Calling these 2 initialization routines was necessary to get the
|
|
the origional Archos version of the firmware to load and execute. */
|
|
system_init(); /* Initialize system for restart */
|
|
i2c_init(); /* Init i2c bus - it seems like a good idea */
|
|
ICR = IRQ0_EDGE_TRIGGER; /* Make IRQ0 edge triggered */
|
|
TSTR = 0xE0; /* disable all timers */
|
|
/* model-specific de-init, needed when flashed */
|
|
/* Especially the Archos software is picky about this */
|
|
#if defined(ARCHOS_RECORDER) || defined(ARCHOS_RECORDERV2) || \
|
|
defined(ARCHOS_FMRECORDER)
|
|
PAIOR = 0x0FA0;
|
|
#endif
|
|
#endif
|
|
rolo_restart(audiobuf, ramstart, length);
|
|
|
|
return 0; /* this is never reached */
|
|
}
|
|
#else /* !defined(IRIVER_IFP7XX_SERIES) */
|
|
int rolo_load(const char* filename)
|
|
{
|
|
/* dummy */
|
|
(void)filename;
|
|
return 0;
|
|
}
|
|
|
|
#endif /* !defined(IRIVER_IFP7XX_SERIES) */
|