2d57bfba36
(They show up when building with gcc494) Change-Id: Id5e2bccf18114ed78a557ac1b369f46b4f07d042
267 lines
6.7 KiB
C
267 lines
6.7 KiB
C
/***************************************************************************
|
|
* __________ __ ___.
|
|
* Open \______ \ ____ ____ | | _\_ |__ _______ ___
|
|
* Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ /
|
|
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
|
|
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
|
|
* \/ \/ \/ \/ \/
|
|
* $Id$
|
|
*
|
|
* Copyright (C) 2002 by Alan Korr & Nick Robinson
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation; either version 2
|
|
* of the License, or (at your option) any later version.
|
|
*
|
|
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
|
|
* KIND, either express or implied.
|
|
*
|
|
****************************************************************************/
|
|
#include <stdio.h>
|
|
#include <stdlib.h>
|
|
#include <stdarg.h>
|
|
#include "button.h"
|
|
#include "config.h"
|
|
#include "cpu.h"
|
|
#include "system.h"
|
|
#include "kernel.h"
|
|
#include "lcd.h"
|
|
#include "serial.h"
|
|
#include "iap.h"
|
|
|
|
#if defined(IPOD_ACCESSORY_PROTOCOL)
|
|
static int autobaud = 0;
|
|
volatile unsigned long * base_RBR, * base_THR, * base_LCR, * base_LSR, * base_DLL;
|
|
|
|
static void set_bitrate(unsigned int rate)
|
|
{
|
|
unsigned int divisor;
|
|
|
|
divisor = 24000000L / rate / 16;
|
|
*base_LCR = 0x80; /* Divisor latch enable */
|
|
*base_DLL = (divisor >> 0) & 0xFF;
|
|
*base_LCR = 0x03; /* Divisor latch disable, 8-N-1 */
|
|
}
|
|
|
|
void serial_setup (void)
|
|
{
|
|
int tmp;
|
|
|
|
#if defined(IPOD_COLOR) || defined(IPOD_4G) || defined(IPOD_MINI) || defined(IPOD_MINI2G)
|
|
|
|
/* Route the Tx/Rx pins. 4G Ipod, MINI & MINI2G ser1, dock connector */
|
|
GPIO_CLEAR_BITWISE(GPIOD_ENABLE, 0x6);
|
|
GPIO_CLEAR_BITWISE(GPIOD_OUTPUT_EN, 0x6);
|
|
|
|
outl(0x70000018, inl(0x70000018) & ~0xc00);
|
|
|
|
base_RBR = &SER1_RBR;
|
|
base_THR = &SER1_THR;
|
|
base_LCR = &SER1_LCR;
|
|
base_LSR = &SER1_LSR;
|
|
base_DLL = &SER1_DLL;
|
|
|
|
DEV_EN |= DEV_SER1;
|
|
CPU_HI_INT_DIS = SER1_MASK;
|
|
|
|
DEV_RS |= DEV_SER1;
|
|
sleep(1);
|
|
DEV_RS &= ~DEV_SER1;
|
|
|
|
SER1_LCR = 0x80; /* Divisor latch enable */
|
|
SER1_DLM = 0x00;
|
|
SER1_LCR = 0x03; /* Divisor latch disable, 8-N-1 */
|
|
SER1_IER = 0x01;
|
|
|
|
SER1_FCR = 0x07; /* Tx+Rx FIFO reset and FIFO enable */
|
|
|
|
CPU_INT_EN = HI_MASK;
|
|
CPU_HI_INT_EN = SER1_MASK;
|
|
tmp = SER1_RBR;
|
|
|
|
#elif defined(IPOD_NANO) || defined(IPOD_VIDEO)
|
|
/* Route the Tx/Rx pins. 5G Ipod */
|
|
(*(volatile unsigned long *)(0x7000008C)) &= ~0x0C;
|
|
GPO32_ENABLE &= ~0x0C;
|
|
|
|
base_RBR = &SER0_RBR;
|
|
base_THR = &SER0_THR;
|
|
base_LCR = &SER0_LCR;
|
|
base_LSR = &SER0_LSR;
|
|
base_DLL = &SER0_DLL;
|
|
|
|
DEV_EN = DEV_EN | DEV_SER0;
|
|
CPU_HI_INT_DIS = SER0_MASK;
|
|
|
|
DEV_RS |= DEV_SER0;
|
|
sleep(1);
|
|
DEV_RS &= ~DEV_SER0;
|
|
|
|
SER0_LCR = 0x80; /* Divisor latch enable */
|
|
SER0_DLM = 0x00;
|
|
SER0_LCR = 0x03; /* Divisor latch disable, 8-N-1 */
|
|
SER0_IER = 0x01;
|
|
|
|
SER0_FCR = 0x07; /* Tx+Rx FIFO reset and FIFO enable */
|
|
|
|
CPU_INT_EN = HI_MASK;
|
|
CPU_HI_INT_EN = SER0_MASK;
|
|
tmp = SER0_RBR;
|
|
|
|
#else
|
|
|
|
/* Default Route the Tx/Rx pins. 4G Ipod, ser0, top connector */
|
|
|
|
GPIO_CLEAR_BITWISE(GPIOC_INT_EN, 0x8);
|
|
GPIO_CLEAR_BITWISE(GPIOC_INT_LEV, 0x8);
|
|
GPIOC_INT_CLR = 0x8;
|
|
|
|
base_RBR = &SER0_RBR;
|
|
base_THR = &SER0_THR;
|
|
base_LCR = &SER0_LCR;
|
|
base_LSR = &SER0_LSR;
|
|
base_DLL = &SER0_DLL;
|
|
|
|
DEV_EN |= DEV_SER0;
|
|
CPU_HI_INT_DIS = SER0_MASK;
|
|
|
|
DEV_RS |= DEV_SER0;
|
|
sleep(1);
|
|
DEV_RS &= ~DEV_SER0;
|
|
|
|
SER0_LCR = 0x80; /* Divisor latch enable */
|
|
SER0_DLM = 0x00;
|
|
SER0_LCR = 0x03; /* Divisor latch disable, 8-N-1 */
|
|
SER0_IER = 0x01;
|
|
|
|
SER0_FCR = 0x07; /* Tx+Rx FIFO reset and FIFO enable */
|
|
|
|
CPU_INT_EN = HI_MASK;
|
|
CPU_HI_INT_EN = SER0_MASK;
|
|
tmp = SER0_RBR;
|
|
|
|
#endif
|
|
|
|
(void)tmp;
|
|
|
|
serial_bitrate(0);
|
|
}
|
|
|
|
void serial_bitrate(int rate)
|
|
{
|
|
if(rate == 0)
|
|
{
|
|
autobaud = 2;
|
|
set_bitrate(115200);
|
|
}
|
|
else
|
|
{
|
|
autobaud = 0;
|
|
set_bitrate(rate);
|
|
}
|
|
}
|
|
|
|
int tx_rdy(void)
|
|
{
|
|
if((*base_LSR & 0x20))
|
|
return 1;
|
|
else
|
|
return 0;
|
|
}
|
|
|
|
static int rx_rdy(void)
|
|
{
|
|
if((*base_LSR & 0x1))
|
|
return 1;
|
|
else
|
|
return 0;
|
|
}
|
|
|
|
void tx_writec(unsigned char c)
|
|
{
|
|
*base_THR =(int) c;
|
|
}
|
|
|
|
static unsigned char rx_readc(void)
|
|
{
|
|
return (*base_RBR & 0xFF);
|
|
}
|
|
|
|
void SERIAL_ISR(void)
|
|
{
|
|
static int badbaud = 0;
|
|
static bool newpkt = true;
|
|
char temp;
|
|
|
|
while(rx_rdy())
|
|
{
|
|
temp = rx_readc();
|
|
if (newpkt && autobaud > 0)
|
|
{
|
|
if (autobaud == 1)
|
|
{
|
|
switch (temp)
|
|
{
|
|
case 0xFF:
|
|
case 0x55:
|
|
break;
|
|
case 0xFC:
|
|
set_bitrate(19200);
|
|
temp = 0xFF;
|
|
break;
|
|
case 0xE0:
|
|
set_bitrate(9600);
|
|
temp = 0xFF;
|
|
break;
|
|
default:
|
|
badbaud++;
|
|
if (badbaud >= 6) /* Switch baud detection mode */
|
|
{
|
|
autobaud = 2;
|
|
set_bitrate(115200);
|
|
badbaud = 0;
|
|
} else {
|
|
set_bitrate(57600);
|
|
}
|
|
continue;
|
|
}
|
|
} else {
|
|
switch (temp)
|
|
{
|
|
case 0xFF:
|
|
case 0x55:
|
|
break;
|
|
case 0xFE:
|
|
set_bitrate(57600);
|
|
temp = 0xFF;
|
|
break;
|
|
case 0xFC:
|
|
set_bitrate(38400);
|
|
temp = 0xFF;
|
|
break;
|
|
case 0xE0:
|
|
set_bitrate(19200);
|
|
temp = 0xFF;
|
|
break;
|
|
default:
|
|
badbaud++;
|
|
if (badbaud >= 6) /* Switch baud detection */
|
|
{
|
|
autobaud = 1;
|
|
set_bitrate(57600);
|
|
badbaud = 0;
|
|
} else {
|
|
set_bitrate(115200);
|
|
}
|
|
continue;
|
|
}
|
|
}
|
|
}
|
|
bool pkt = iap_getc(temp);
|
|
if(newpkt && !pkt)
|
|
autobaud = 0; /* Found good baud */
|
|
newpkt = pkt;
|
|
}
|
|
}
|
|
#endif
|