eac1ca22bd
NOTE: this commit does not introduce any change, ideally even the binary should be almost the same. I checked the disassembly by hand and there are only a few differences here and there, mostly the compiler decides to compile very close expressions slightly differently. I tried to run the new code on several targets to make sure and saw no difference. The major syntax changes of the new headers are as follows: - BF_{WR,SET,CLR} are now superpowerful and allows to set several fileds at once: BF_WR(reg, field1(value1), field2(value2), ...) - BF_CS (use like BF_WR) does a write to reg_CLR and then reg_SET instead of RMW - there is no more need for macros like BF_{WR_,SET,CLR}_V, since one can simply BF_WR with field_V(name) - the old BF_SETV macro has no trivial equivalent and is replaced with its its equivalent for BF_WR(reg_SET, ...) I also rename the register headers: "regs/regs-x.h" -> "regs/x.h" to avoid the redundant "regs". Final note: the registers were generated using the following command: ./headergen_v2 -g imx -o ../../firmware/target/arm/imx233/regs/ desc/regs-stmp3{600,700,780}.xml Change-Id: I7485e8b4315a0929a8edb63e7fa1edcaa54b1edc
724 lines
52 KiB
C
724 lines
52 KiB
C
/***************************************************************************
|
|
* __________ __ ___.
|
|
* Open \______ \ ____ ____ | | _\_ |__ _______ ___
|
|
* Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ /
|
|
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
|
|
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
|
|
* \/ \/ \/ \/ \/
|
|
* This file was automatically generated by headergen, DO NOT EDIT it.
|
|
* headergen version: 3.0.0
|
|
* stmp3700 version: 2.4.0
|
|
* stmp3700 authors: Amaury Pouly
|
|
*
|
|
* Copyright (C) 2015 by the authors
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation; either version 2
|
|
* of the License, or (at your option) any later version.
|
|
*
|
|
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
|
|
* KIND, either express or implied.
|
|
*
|
|
****************************************************************************/
|
|
#ifndef __HEADERGEN_STMP3700_LCDIF_H__
|
|
#define __HEADERGEN_STMP3700_LCDIF_H__
|
|
|
|
#define HW_LCDIF_CTRL HW(LCDIF_CTRL)
|
|
#define HWA_LCDIF_CTRL (0x80030000 + 0x0)
|
|
#define HWT_LCDIF_CTRL HWIO_32_RW
|
|
#define HWN_LCDIF_CTRL LCDIF_CTRL
|
|
#define HWI_LCDIF_CTRL
|
|
#define HW_LCDIF_CTRL_SET HW(LCDIF_CTRL_SET)
|
|
#define HWA_LCDIF_CTRL_SET (HWA_LCDIF_CTRL + 0x4)
|
|
#define HWT_LCDIF_CTRL_SET HWIO_32_WO
|
|
#define HWN_LCDIF_CTRL_SET LCDIF_CTRL
|
|
#define HWI_LCDIF_CTRL_SET
|
|
#define HW_LCDIF_CTRL_CLR HW(LCDIF_CTRL_CLR)
|
|
#define HWA_LCDIF_CTRL_CLR (HWA_LCDIF_CTRL + 0x8)
|
|
#define HWT_LCDIF_CTRL_CLR HWIO_32_WO
|
|
#define HWN_LCDIF_CTRL_CLR LCDIF_CTRL
|
|
#define HWI_LCDIF_CTRL_CLR
|
|
#define HW_LCDIF_CTRL_TOG HW(LCDIF_CTRL_TOG)
|
|
#define HWA_LCDIF_CTRL_TOG (HWA_LCDIF_CTRL + 0xc)
|
|
#define HWT_LCDIF_CTRL_TOG HWIO_32_WO
|
|
#define HWN_LCDIF_CTRL_TOG LCDIF_CTRL
|
|
#define HWI_LCDIF_CTRL_TOG
|
|
#define BP_LCDIF_CTRL_SFTRST 31
|
|
#define BM_LCDIF_CTRL_SFTRST 0x80000000
|
|
#define BF_LCDIF_CTRL_SFTRST(v) (((v) & 0x1) << 31)
|
|
#define BFM_LCDIF_CTRL_SFTRST(v) BM_LCDIF_CTRL_SFTRST
|
|
#define BF_LCDIF_CTRL_SFTRST_V(e) BF_LCDIF_CTRL_SFTRST(BV_LCDIF_CTRL_SFTRST__##e)
|
|
#define BFM_LCDIF_CTRL_SFTRST_V(v) BM_LCDIF_CTRL_SFTRST
|
|
#define BP_LCDIF_CTRL_CLKGATE 30
|
|
#define BM_LCDIF_CTRL_CLKGATE 0x40000000
|
|
#define BF_LCDIF_CTRL_CLKGATE(v) (((v) & 0x1) << 30)
|
|
#define BFM_LCDIF_CTRL_CLKGATE(v) BM_LCDIF_CTRL_CLKGATE
|
|
#define BF_LCDIF_CTRL_CLKGATE_V(e) BF_LCDIF_CTRL_CLKGATE(BV_LCDIF_CTRL_CLKGATE__##e)
|
|
#define BFM_LCDIF_CTRL_CLKGATE_V(v) BM_LCDIF_CTRL_CLKGATE
|
|
#define BP_LCDIF_CTRL_READ_WRITEB 29
|
|
#define BM_LCDIF_CTRL_READ_WRITEB 0x20000000
|
|
#define BF_LCDIF_CTRL_READ_WRITEB(v) (((v) & 0x1) << 29)
|
|
#define BFM_LCDIF_CTRL_READ_WRITEB(v) BM_LCDIF_CTRL_READ_WRITEB
|
|
#define BF_LCDIF_CTRL_READ_WRITEB_V(e) BF_LCDIF_CTRL_READ_WRITEB(BV_LCDIF_CTRL_READ_WRITEB__##e)
|
|
#define BFM_LCDIF_CTRL_READ_WRITEB_V(v) BM_LCDIF_CTRL_READ_WRITEB
|
|
#define BP_LCDIF_CTRL_WAIT_FOR_VSYNC_EDGE 28
|
|
#define BM_LCDIF_CTRL_WAIT_FOR_VSYNC_EDGE 0x10000000
|
|
#define BF_LCDIF_CTRL_WAIT_FOR_VSYNC_EDGE(v) (((v) & 0x1) << 28)
|
|
#define BFM_LCDIF_CTRL_WAIT_FOR_VSYNC_EDGE(v) BM_LCDIF_CTRL_WAIT_FOR_VSYNC_EDGE
|
|
#define BF_LCDIF_CTRL_WAIT_FOR_VSYNC_EDGE_V(e) BF_LCDIF_CTRL_WAIT_FOR_VSYNC_EDGE(BV_LCDIF_CTRL_WAIT_FOR_VSYNC_EDGE__##e)
|
|
#define BFM_LCDIF_CTRL_WAIT_FOR_VSYNC_EDGE_V(v) BM_LCDIF_CTRL_WAIT_FOR_VSYNC_EDGE
|
|
#define BP_LCDIF_CTRL_DATA_SHIFT_DIR 27
|
|
#define BM_LCDIF_CTRL_DATA_SHIFT_DIR 0x8000000
|
|
#define BV_LCDIF_CTRL_DATA_SHIFT_DIR__TXDATA_SHIFT_LEFT 0x0
|
|
#define BV_LCDIF_CTRL_DATA_SHIFT_DIR__TXDATA_SHIFT_RIGHT 0x1
|
|
#define BF_LCDIF_CTRL_DATA_SHIFT_DIR(v) (((v) & 0x1) << 27)
|
|
#define BFM_LCDIF_CTRL_DATA_SHIFT_DIR(v) BM_LCDIF_CTRL_DATA_SHIFT_DIR
|
|
#define BF_LCDIF_CTRL_DATA_SHIFT_DIR_V(e) BF_LCDIF_CTRL_DATA_SHIFT_DIR(BV_LCDIF_CTRL_DATA_SHIFT_DIR__##e)
|
|
#define BFM_LCDIF_CTRL_DATA_SHIFT_DIR_V(v) BM_LCDIF_CTRL_DATA_SHIFT_DIR
|
|
#define BP_LCDIF_CTRL_SHIFT_NUM_BITS 25
|
|
#define BM_LCDIF_CTRL_SHIFT_NUM_BITS 0x6000000
|
|
#define BF_LCDIF_CTRL_SHIFT_NUM_BITS(v) (((v) & 0x3) << 25)
|
|
#define BFM_LCDIF_CTRL_SHIFT_NUM_BITS(v) BM_LCDIF_CTRL_SHIFT_NUM_BITS
|
|
#define BF_LCDIF_CTRL_SHIFT_NUM_BITS_V(e) BF_LCDIF_CTRL_SHIFT_NUM_BITS(BV_LCDIF_CTRL_SHIFT_NUM_BITS__##e)
|
|
#define BFM_LCDIF_CTRL_SHIFT_NUM_BITS_V(v) BM_LCDIF_CTRL_SHIFT_NUM_BITS
|
|
#define BP_LCDIF_CTRL_DVI_MODE 24
|
|
#define BM_LCDIF_CTRL_DVI_MODE 0x1000000
|
|
#define BF_LCDIF_CTRL_DVI_MODE(v) (((v) & 0x1) << 24)
|
|
#define BFM_LCDIF_CTRL_DVI_MODE(v) BM_LCDIF_CTRL_DVI_MODE
|
|
#define BF_LCDIF_CTRL_DVI_MODE_V(e) BF_LCDIF_CTRL_DVI_MODE(BV_LCDIF_CTRL_DVI_MODE__##e)
|
|
#define BFM_LCDIF_CTRL_DVI_MODE_V(v) BM_LCDIF_CTRL_DVI_MODE
|
|
#define BP_LCDIF_CTRL_BYPASS_COUNT 23
|
|
#define BM_LCDIF_CTRL_BYPASS_COUNT 0x800000
|
|
#define BF_LCDIF_CTRL_BYPASS_COUNT(v) (((v) & 0x1) << 23)
|
|
#define BFM_LCDIF_CTRL_BYPASS_COUNT(v) BM_LCDIF_CTRL_BYPASS_COUNT
|
|
#define BF_LCDIF_CTRL_BYPASS_COUNT_V(e) BF_LCDIF_CTRL_BYPASS_COUNT(BV_LCDIF_CTRL_BYPASS_COUNT__##e)
|
|
#define BFM_LCDIF_CTRL_BYPASS_COUNT_V(v) BM_LCDIF_CTRL_BYPASS_COUNT
|
|
#define BP_LCDIF_CTRL_DATA_SWIZZLE 21
|
|
#define BM_LCDIF_CTRL_DATA_SWIZZLE 0x600000
|
|
#define BV_LCDIF_CTRL_DATA_SWIZZLE__NO_SWAP 0x0
|
|
#define BV_LCDIF_CTRL_DATA_SWIZZLE__LITTLE_ENDIAN 0x0
|
|
#define BV_LCDIF_CTRL_DATA_SWIZZLE__BIG_ENDIAN_SWAP 0x1
|
|
#define BV_LCDIF_CTRL_DATA_SWIZZLE__SWAP_ALL_BYTES 0x1
|
|
#define BV_LCDIF_CTRL_DATA_SWIZZLE__HWD_SWAP 0x2
|
|
#define BV_LCDIF_CTRL_DATA_SWIZZLE__HWD_BYTE_SWAP 0x3
|
|
#define BF_LCDIF_CTRL_DATA_SWIZZLE(v) (((v) & 0x3) << 21)
|
|
#define BFM_LCDIF_CTRL_DATA_SWIZZLE(v) BM_LCDIF_CTRL_DATA_SWIZZLE
|
|
#define BF_LCDIF_CTRL_DATA_SWIZZLE_V(e) BF_LCDIF_CTRL_DATA_SWIZZLE(BV_LCDIF_CTRL_DATA_SWIZZLE__##e)
|
|
#define BFM_LCDIF_CTRL_DATA_SWIZZLE_V(v) BM_LCDIF_CTRL_DATA_SWIZZLE
|
|
#define BP_LCDIF_CTRL_VSYNC_MODE 20
|
|
#define BM_LCDIF_CTRL_VSYNC_MODE 0x100000
|
|
#define BF_LCDIF_CTRL_VSYNC_MODE(v) (((v) & 0x1) << 20)
|
|
#define BFM_LCDIF_CTRL_VSYNC_MODE(v) BM_LCDIF_CTRL_VSYNC_MODE
|
|
#define BF_LCDIF_CTRL_VSYNC_MODE_V(e) BF_LCDIF_CTRL_VSYNC_MODE(BV_LCDIF_CTRL_VSYNC_MODE__##e)
|
|
#define BFM_LCDIF_CTRL_VSYNC_MODE_V(v) BM_LCDIF_CTRL_VSYNC_MODE
|
|
#define BP_LCDIF_CTRL_DOTCLK_MODE 19
|
|
#define BM_LCDIF_CTRL_DOTCLK_MODE 0x80000
|
|
#define BF_LCDIF_CTRL_DOTCLK_MODE(v) (((v) & 0x1) << 19)
|
|
#define BFM_LCDIF_CTRL_DOTCLK_MODE(v) BM_LCDIF_CTRL_DOTCLK_MODE
|
|
#define BF_LCDIF_CTRL_DOTCLK_MODE_V(e) BF_LCDIF_CTRL_DOTCLK_MODE(BV_LCDIF_CTRL_DOTCLK_MODE__##e)
|
|
#define BFM_LCDIF_CTRL_DOTCLK_MODE_V(v) BM_LCDIF_CTRL_DOTCLK_MODE
|
|
#define BP_LCDIF_CTRL_DATA_SELECT 18
|
|
#define BM_LCDIF_CTRL_DATA_SELECT 0x40000
|
|
#define BV_LCDIF_CTRL_DATA_SELECT__CMD_MODE 0x0
|
|
#define BV_LCDIF_CTRL_DATA_SELECT__DATA_MODE 0x1
|
|
#define BF_LCDIF_CTRL_DATA_SELECT(v) (((v) & 0x1) << 18)
|
|
#define BFM_LCDIF_CTRL_DATA_SELECT(v) BM_LCDIF_CTRL_DATA_SELECT
|
|
#define BF_LCDIF_CTRL_DATA_SELECT_V(e) BF_LCDIF_CTRL_DATA_SELECT(BV_LCDIF_CTRL_DATA_SELECT__##e)
|
|
#define BFM_LCDIF_CTRL_DATA_SELECT_V(v) BM_LCDIF_CTRL_DATA_SELECT
|
|
#define BP_LCDIF_CTRL_WORD_LENGTH 17
|
|
#define BM_LCDIF_CTRL_WORD_LENGTH 0x20000
|
|
#define BV_LCDIF_CTRL_WORD_LENGTH__16_BIT 0x0
|
|
#define BV_LCDIF_CTRL_WORD_LENGTH__8_BIT 0x1
|
|
#define BF_LCDIF_CTRL_WORD_LENGTH(v) (((v) & 0x1) << 17)
|
|
#define BFM_LCDIF_CTRL_WORD_LENGTH(v) BM_LCDIF_CTRL_WORD_LENGTH
|
|
#define BF_LCDIF_CTRL_WORD_LENGTH_V(e) BF_LCDIF_CTRL_WORD_LENGTH(BV_LCDIF_CTRL_WORD_LENGTH__##e)
|
|
#define BFM_LCDIF_CTRL_WORD_LENGTH_V(v) BM_LCDIF_CTRL_WORD_LENGTH
|
|
#define BP_LCDIF_CTRL_RUN 16
|
|
#define BM_LCDIF_CTRL_RUN 0x10000
|
|
#define BF_LCDIF_CTRL_RUN(v) (((v) & 0x1) << 16)
|
|
#define BFM_LCDIF_CTRL_RUN(v) BM_LCDIF_CTRL_RUN
|
|
#define BF_LCDIF_CTRL_RUN_V(e) BF_LCDIF_CTRL_RUN(BV_LCDIF_CTRL_RUN__##e)
|
|
#define BFM_LCDIF_CTRL_RUN_V(v) BM_LCDIF_CTRL_RUN
|
|
#define BP_LCDIF_CTRL_COUNT 0
|
|
#define BM_LCDIF_CTRL_COUNT 0xffff
|
|
#define BF_LCDIF_CTRL_COUNT(v) (((v) & 0xffff) << 0)
|
|
#define BFM_LCDIF_CTRL_COUNT(v) BM_LCDIF_CTRL_COUNT
|
|
#define BF_LCDIF_CTRL_COUNT_V(e) BF_LCDIF_CTRL_COUNT(BV_LCDIF_CTRL_COUNT__##e)
|
|
#define BFM_LCDIF_CTRL_COUNT_V(v) BM_LCDIF_CTRL_COUNT
|
|
|
|
#define HW_LCDIF_CTRL1 HW(LCDIF_CTRL1)
|
|
#define HWA_LCDIF_CTRL1 (0x80030000 + 0x10)
|
|
#define HWT_LCDIF_CTRL1 HWIO_32_RW
|
|
#define HWN_LCDIF_CTRL1 LCDIF_CTRL1
|
|
#define HWI_LCDIF_CTRL1
|
|
#define HW_LCDIF_CTRL1_SET HW(LCDIF_CTRL1_SET)
|
|
#define HWA_LCDIF_CTRL1_SET (HWA_LCDIF_CTRL1 + 0x4)
|
|
#define HWT_LCDIF_CTRL1_SET HWIO_32_WO
|
|
#define HWN_LCDIF_CTRL1_SET LCDIF_CTRL1
|
|
#define HWI_LCDIF_CTRL1_SET
|
|
#define HW_LCDIF_CTRL1_CLR HW(LCDIF_CTRL1_CLR)
|
|
#define HWA_LCDIF_CTRL1_CLR (HWA_LCDIF_CTRL1 + 0x8)
|
|
#define HWT_LCDIF_CTRL1_CLR HWIO_32_WO
|
|
#define HWN_LCDIF_CTRL1_CLR LCDIF_CTRL1
|
|
#define HWI_LCDIF_CTRL1_CLR
|
|
#define HW_LCDIF_CTRL1_TOG HW(LCDIF_CTRL1_TOG)
|
|
#define HWA_LCDIF_CTRL1_TOG (HWA_LCDIF_CTRL1 + 0xc)
|
|
#define HWT_LCDIF_CTRL1_TOG HWIO_32_WO
|
|
#define HWN_LCDIF_CTRL1_TOG LCDIF_CTRL1
|
|
#define HWI_LCDIF_CTRL1_TOG
|
|
#define BP_LCDIF_CTRL1_BYTE_PACKING_FORMAT 16
|
|
#define BM_LCDIF_CTRL1_BYTE_PACKING_FORMAT 0xf0000
|
|
#define BF_LCDIF_CTRL1_BYTE_PACKING_FORMAT(v) (((v) & 0xf) << 16)
|
|
#define BFM_LCDIF_CTRL1_BYTE_PACKING_FORMAT(v) BM_LCDIF_CTRL1_BYTE_PACKING_FORMAT
|
|
#define BF_LCDIF_CTRL1_BYTE_PACKING_FORMAT_V(e) BF_LCDIF_CTRL1_BYTE_PACKING_FORMAT(BV_LCDIF_CTRL1_BYTE_PACKING_FORMAT__##e)
|
|
#define BFM_LCDIF_CTRL1_BYTE_PACKING_FORMAT_V(v) BM_LCDIF_CTRL1_BYTE_PACKING_FORMAT
|
|
#define BP_LCDIF_CTRL1_OVERFLOW_IRQ_EN 15
|
|
#define BM_LCDIF_CTRL1_OVERFLOW_IRQ_EN 0x8000
|
|
#define BF_LCDIF_CTRL1_OVERFLOW_IRQ_EN(v) (((v) & 0x1) << 15)
|
|
#define BFM_LCDIF_CTRL1_OVERFLOW_IRQ_EN(v) BM_LCDIF_CTRL1_OVERFLOW_IRQ_EN
|
|
#define BF_LCDIF_CTRL1_OVERFLOW_IRQ_EN_V(e) BF_LCDIF_CTRL1_OVERFLOW_IRQ_EN(BV_LCDIF_CTRL1_OVERFLOW_IRQ_EN__##e)
|
|
#define BFM_LCDIF_CTRL1_OVERFLOW_IRQ_EN_V(v) BM_LCDIF_CTRL1_OVERFLOW_IRQ_EN
|
|
#define BP_LCDIF_CTRL1_UNDERFLOW_IRQ_EN 14
|
|
#define BM_LCDIF_CTRL1_UNDERFLOW_IRQ_EN 0x4000
|
|
#define BF_LCDIF_CTRL1_UNDERFLOW_IRQ_EN(v) (((v) & 0x1) << 14)
|
|
#define BFM_LCDIF_CTRL1_UNDERFLOW_IRQ_EN(v) BM_LCDIF_CTRL1_UNDERFLOW_IRQ_EN
|
|
#define BF_LCDIF_CTRL1_UNDERFLOW_IRQ_EN_V(e) BF_LCDIF_CTRL1_UNDERFLOW_IRQ_EN(BV_LCDIF_CTRL1_UNDERFLOW_IRQ_EN__##e)
|
|
#define BFM_LCDIF_CTRL1_UNDERFLOW_IRQ_EN_V(v) BM_LCDIF_CTRL1_UNDERFLOW_IRQ_EN
|
|
#define BP_LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_EN 13
|
|
#define BM_LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_EN 0x2000
|
|
#define BF_LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_EN(v) (((v) & 0x1) << 13)
|
|
#define BFM_LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_EN(v) BM_LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_EN
|
|
#define BF_LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_EN_V(e) BF_LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_EN(BV_LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_EN__##e)
|
|
#define BFM_LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_EN_V(v) BM_LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_EN
|
|
#define BP_LCDIF_CTRL1_VSYNC_EDGE_IRQ_EN 12
|
|
#define BM_LCDIF_CTRL1_VSYNC_EDGE_IRQ_EN 0x1000
|
|
#define BF_LCDIF_CTRL1_VSYNC_EDGE_IRQ_EN(v) (((v) & 0x1) << 12)
|
|
#define BFM_LCDIF_CTRL1_VSYNC_EDGE_IRQ_EN(v) BM_LCDIF_CTRL1_VSYNC_EDGE_IRQ_EN
|
|
#define BF_LCDIF_CTRL1_VSYNC_EDGE_IRQ_EN_V(e) BF_LCDIF_CTRL1_VSYNC_EDGE_IRQ_EN(BV_LCDIF_CTRL1_VSYNC_EDGE_IRQ_EN__##e)
|
|
#define BFM_LCDIF_CTRL1_VSYNC_EDGE_IRQ_EN_V(v) BM_LCDIF_CTRL1_VSYNC_EDGE_IRQ_EN
|
|
#define BP_LCDIF_CTRL1_OVERFLOW_IRQ 11
|
|
#define BM_LCDIF_CTRL1_OVERFLOW_IRQ 0x800
|
|
#define BV_LCDIF_CTRL1_OVERFLOW_IRQ__NO_REQUEST 0x0
|
|
#define BV_LCDIF_CTRL1_OVERFLOW_IRQ__REQUEST 0x1
|
|
#define BF_LCDIF_CTRL1_OVERFLOW_IRQ(v) (((v) & 0x1) << 11)
|
|
#define BFM_LCDIF_CTRL1_OVERFLOW_IRQ(v) BM_LCDIF_CTRL1_OVERFLOW_IRQ
|
|
#define BF_LCDIF_CTRL1_OVERFLOW_IRQ_V(e) BF_LCDIF_CTRL1_OVERFLOW_IRQ(BV_LCDIF_CTRL1_OVERFLOW_IRQ__##e)
|
|
#define BFM_LCDIF_CTRL1_OVERFLOW_IRQ_V(v) BM_LCDIF_CTRL1_OVERFLOW_IRQ
|
|
#define BP_LCDIF_CTRL1_UNDERFLOW_IRQ 10
|
|
#define BM_LCDIF_CTRL1_UNDERFLOW_IRQ 0x400
|
|
#define BV_LCDIF_CTRL1_UNDERFLOW_IRQ__NO_REQUEST 0x0
|
|
#define BV_LCDIF_CTRL1_UNDERFLOW_IRQ__REQUEST 0x1
|
|
#define BF_LCDIF_CTRL1_UNDERFLOW_IRQ(v) (((v) & 0x1) << 10)
|
|
#define BFM_LCDIF_CTRL1_UNDERFLOW_IRQ(v) BM_LCDIF_CTRL1_UNDERFLOW_IRQ
|
|
#define BF_LCDIF_CTRL1_UNDERFLOW_IRQ_V(e) BF_LCDIF_CTRL1_UNDERFLOW_IRQ(BV_LCDIF_CTRL1_UNDERFLOW_IRQ__##e)
|
|
#define BFM_LCDIF_CTRL1_UNDERFLOW_IRQ_V(v) BM_LCDIF_CTRL1_UNDERFLOW_IRQ
|
|
#define BP_LCDIF_CTRL1_CUR_FRAME_DONE_IRQ 9
|
|
#define BM_LCDIF_CTRL1_CUR_FRAME_DONE_IRQ 0x200
|
|
#define BV_LCDIF_CTRL1_CUR_FRAME_DONE_IRQ__NO_REQUEST 0x0
|
|
#define BV_LCDIF_CTRL1_CUR_FRAME_DONE_IRQ__REQUEST 0x1
|
|
#define BF_LCDIF_CTRL1_CUR_FRAME_DONE_IRQ(v) (((v) & 0x1) << 9)
|
|
#define BFM_LCDIF_CTRL1_CUR_FRAME_DONE_IRQ(v) BM_LCDIF_CTRL1_CUR_FRAME_DONE_IRQ
|
|
#define BF_LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_V(e) BF_LCDIF_CTRL1_CUR_FRAME_DONE_IRQ(BV_LCDIF_CTRL1_CUR_FRAME_DONE_IRQ__##e)
|
|
#define BFM_LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_V(v) BM_LCDIF_CTRL1_CUR_FRAME_DONE_IRQ
|
|
#define BP_LCDIF_CTRL1_VSYNC_EDGE_IRQ 8
|
|
#define BM_LCDIF_CTRL1_VSYNC_EDGE_IRQ 0x100
|
|
#define BV_LCDIF_CTRL1_VSYNC_EDGE_IRQ__NO_REQUEST 0x0
|
|
#define BV_LCDIF_CTRL1_VSYNC_EDGE_IRQ__REQUEST 0x1
|
|
#define BF_LCDIF_CTRL1_VSYNC_EDGE_IRQ(v) (((v) & 0x1) << 8)
|
|
#define BFM_LCDIF_CTRL1_VSYNC_EDGE_IRQ(v) BM_LCDIF_CTRL1_VSYNC_EDGE_IRQ
|
|
#define BF_LCDIF_CTRL1_VSYNC_EDGE_IRQ_V(e) BF_LCDIF_CTRL1_VSYNC_EDGE_IRQ(BV_LCDIF_CTRL1_VSYNC_EDGE_IRQ__##e)
|
|
#define BFM_LCDIF_CTRL1_VSYNC_EDGE_IRQ_V(v) BM_LCDIF_CTRL1_VSYNC_EDGE_IRQ
|
|
#define BP_LCDIF_CTRL1_READ_MODE_NUM_PACKED_SUBWORDS 5
|
|
#define BM_LCDIF_CTRL1_READ_MODE_NUM_PACKED_SUBWORDS 0xe0
|
|
#define BF_LCDIF_CTRL1_READ_MODE_NUM_PACKED_SUBWORDS(v) (((v) & 0x7) << 5)
|
|
#define BFM_LCDIF_CTRL1_READ_MODE_NUM_PACKED_SUBWORDS(v) BM_LCDIF_CTRL1_READ_MODE_NUM_PACKED_SUBWORDS
|
|
#define BF_LCDIF_CTRL1_READ_MODE_NUM_PACKED_SUBWORDS_V(e) BF_LCDIF_CTRL1_READ_MODE_NUM_PACKED_SUBWORDS(BV_LCDIF_CTRL1_READ_MODE_NUM_PACKED_SUBWORDS__##e)
|
|
#define BFM_LCDIF_CTRL1_READ_MODE_NUM_PACKED_SUBWORDS_V(v) BM_LCDIF_CTRL1_READ_MODE_NUM_PACKED_SUBWORDS
|
|
#define BP_LCDIF_CTRL1_FIRST_READ_DUMMY 4
|
|
#define BM_LCDIF_CTRL1_FIRST_READ_DUMMY 0x10
|
|
#define BF_LCDIF_CTRL1_FIRST_READ_DUMMY(v) (((v) & 0x1) << 4)
|
|
#define BFM_LCDIF_CTRL1_FIRST_READ_DUMMY(v) BM_LCDIF_CTRL1_FIRST_READ_DUMMY
|
|
#define BF_LCDIF_CTRL1_FIRST_READ_DUMMY_V(e) BF_LCDIF_CTRL1_FIRST_READ_DUMMY(BV_LCDIF_CTRL1_FIRST_READ_DUMMY__##e)
|
|
#define BFM_LCDIF_CTRL1_FIRST_READ_DUMMY_V(v) BM_LCDIF_CTRL1_FIRST_READ_DUMMY
|
|
#define BP_LCDIF_CTRL1_LCD_CS_CTRL 3
|
|
#define BM_LCDIF_CTRL1_LCD_CS_CTRL 0x8
|
|
#define BF_LCDIF_CTRL1_LCD_CS_CTRL(v) (((v) & 0x1) << 3)
|
|
#define BFM_LCDIF_CTRL1_LCD_CS_CTRL(v) BM_LCDIF_CTRL1_LCD_CS_CTRL
|
|
#define BF_LCDIF_CTRL1_LCD_CS_CTRL_V(e) BF_LCDIF_CTRL1_LCD_CS_CTRL(BV_LCDIF_CTRL1_LCD_CS_CTRL__##e)
|
|
#define BFM_LCDIF_CTRL1_LCD_CS_CTRL_V(v) BM_LCDIF_CTRL1_LCD_CS_CTRL
|
|
#define BP_LCDIF_CTRL1_BUSY_ENABLE 2
|
|
#define BM_LCDIF_CTRL1_BUSY_ENABLE 0x4
|
|
#define BV_LCDIF_CTRL1_BUSY_ENABLE__BUSY_DISABLED 0x0
|
|
#define BV_LCDIF_CTRL1_BUSY_ENABLE__BUSY_ENABLED 0x1
|
|
#define BF_LCDIF_CTRL1_BUSY_ENABLE(v) (((v) & 0x1) << 2)
|
|
#define BFM_LCDIF_CTRL1_BUSY_ENABLE(v) BM_LCDIF_CTRL1_BUSY_ENABLE
|
|
#define BF_LCDIF_CTRL1_BUSY_ENABLE_V(e) BF_LCDIF_CTRL1_BUSY_ENABLE(BV_LCDIF_CTRL1_BUSY_ENABLE__##e)
|
|
#define BFM_LCDIF_CTRL1_BUSY_ENABLE_V(v) BM_LCDIF_CTRL1_BUSY_ENABLE
|
|
#define BP_LCDIF_CTRL1_MODE86 1
|
|
#define BM_LCDIF_CTRL1_MODE86 0x2
|
|
#define BV_LCDIF_CTRL1_MODE86__8080_MODE 0x0
|
|
#define BV_LCDIF_CTRL1_MODE86__6800_MODE 0x1
|
|
#define BF_LCDIF_CTRL1_MODE86(v) (((v) & 0x1) << 1)
|
|
#define BFM_LCDIF_CTRL1_MODE86(v) BM_LCDIF_CTRL1_MODE86
|
|
#define BF_LCDIF_CTRL1_MODE86_V(e) BF_LCDIF_CTRL1_MODE86(BV_LCDIF_CTRL1_MODE86__##e)
|
|
#define BFM_LCDIF_CTRL1_MODE86_V(v) BM_LCDIF_CTRL1_MODE86
|
|
#define BP_LCDIF_CTRL1_RESET 0
|
|
#define BM_LCDIF_CTRL1_RESET 0x1
|
|
#define BV_LCDIF_CTRL1_RESET__LCDRESET_LOW 0x0
|
|
#define BV_LCDIF_CTRL1_RESET__LCDRESET_HIGH 0x1
|
|
#define BF_LCDIF_CTRL1_RESET(v) (((v) & 0x1) << 0)
|
|
#define BFM_LCDIF_CTRL1_RESET(v) BM_LCDIF_CTRL1_RESET
|
|
#define BF_LCDIF_CTRL1_RESET_V(e) BF_LCDIF_CTRL1_RESET(BV_LCDIF_CTRL1_RESET__##e)
|
|
#define BFM_LCDIF_CTRL1_RESET_V(v) BM_LCDIF_CTRL1_RESET
|
|
|
|
#define HW_LCDIF_TIMING HW(LCDIF_TIMING)
|
|
#define HWA_LCDIF_TIMING (0x80030000 + 0x20)
|
|
#define HWT_LCDIF_TIMING HWIO_32_RW
|
|
#define HWN_LCDIF_TIMING LCDIF_TIMING
|
|
#define HWI_LCDIF_TIMING
|
|
#define BP_LCDIF_TIMING_CMD_HOLD 24
|
|
#define BM_LCDIF_TIMING_CMD_HOLD 0xff000000
|
|
#define BF_LCDIF_TIMING_CMD_HOLD(v) (((v) & 0xff) << 24)
|
|
#define BFM_LCDIF_TIMING_CMD_HOLD(v) BM_LCDIF_TIMING_CMD_HOLD
|
|
#define BF_LCDIF_TIMING_CMD_HOLD_V(e) BF_LCDIF_TIMING_CMD_HOLD(BV_LCDIF_TIMING_CMD_HOLD__##e)
|
|
#define BFM_LCDIF_TIMING_CMD_HOLD_V(v) BM_LCDIF_TIMING_CMD_HOLD
|
|
#define BP_LCDIF_TIMING_CMD_SETUP 16
|
|
#define BM_LCDIF_TIMING_CMD_SETUP 0xff0000
|
|
#define BF_LCDIF_TIMING_CMD_SETUP(v) (((v) & 0xff) << 16)
|
|
#define BFM_LCDIF_TIMING_CMD_SETUP(v) BM_LCDIF_TIMING_CMD_SETUP
|
|
#define BF_LCDIF_TIMING_CMD_SETUP_V(e) BF_LCDIF_TIMING_CMD_SETUP(BV_LCDIF_TIMING_CMD_SETUP__##e)
|
|
#define BFM_LCDIF_TIMING_CMD_SETUP_V(v) BM_LCDIF_TIMING_CMD_SETUP
|
|
#define BP_LCDIF_TIMING_DATA_HOLD 8
|
|
#define BM_LCDIF_TIMING_DATA_HOLD 0xff00
|
|
#define BF_LCDIF_TIMING_DATA_HOLD(v) (((v) & 0xff) << 8)
|
|
#define BFM_LCDIF_TIMING_DATA_HOLD(v) BM_LCDIF_TIMING_DATA_HOLD
|
|
#define BF_LCDIF_TIMING_DATA_HOLD_V(e) BF_LCDIF_TIMING_DATA_HOLD(BV_LCDIF_TIMING_DATA_HOLD__##e)
|
|
#define BFM_LCDIF_TIMING_DATA_HOLD_V(v) BM_LCDIF_TIMING_DATA_HOLD
|
|
#define BP_LCDIF_TIMING_DATA_SETUP 0
|
|
#define BM_LCDIF_TIMING_DATA_SETUP 0xff
|
|
#define BF_LCDIF_TIMING_DATA_SETUP(v) (((v) & 0xff) << 0)
|
|
#define BFM_LCDIF_TIMING_DATA_SETUP(v) BM_LCDIF_TIMING_DATA_SETUP
|
|
#define BF_LCDIF_TIMING_DATA_SETUP_V(e) BF_LCDIF_TIMING_DATA_SETUP(BV_LCDIF_TIMING_DATA_SETUP__##e)
|
|
#define BFM_LCDIF_TIMING_DATA_SETUP_V(v) BM_LCDIF_TIMING_DATA_SETUP
|
|
|
|
#define HW_LCDIF_VDCTRL0 HW(LCDIF_VDCTRL0)
|
|
#define HWA_LCDIF_VDCTRL0 (0x80030000 + 0x30)
|
|
#define HWT_LCDIF_VDCTRL0 HWIO_32_RW
|
|
#define HWN_LCDIF_VDCTRL0 LCDIF_VDCTRL0
|
|
#define HWI_LCDIF_VDCTRL0
|
|
#define HW_LCDIF_VDCTRL0_SET HW(LCDIF_VDCTRL0_SET)
|
|
#define HWA_LCDIF_VDCTRL0_SET (HWA_LCDIF_VDCTRL0 + 0x4)
|
|
#define HWT_LCDIF_VDCTRL0_SET HWIO_32_WO
|
|
#define HWN_LCDIF_VDCTRL0_SET LCDIF_VDCTRL0
|
|
#define HWI_LCDIF_VDCTRL0_SET
|
|
#define HW_LCDIF_VDCTRL0_CLR HW(LCDIF_VDCTRL0_CLR)
|
|
#define HWA_LCDIF_VDCTRL0_CLR (HWA_LCDIF_VDCTRL0 + 0x8)
|
|
#define HWT_LCDIF_VDCTRL0_CLR HWIO_32_WO
|
|
#define HWN_LCDIF_VDCTRL0_CLR LCDIF_VDCTRL0
|
|
#define HWI_LCDIF_VDCTRL0_CLR
|
|
#define HW_LCDIF_VDCTRL0_TOG HW(LCDIF_VDCTRL0_TOG)
|
|
#define HWA_LCDIF_VDCTRL0_TOG (HWA_LCDIF_VDCTRL0 + 0xc)
|
|
#define HWT_LCDIF_VDCTRL0_TOG HWIO_32_WO
|
|
#define HWN_LCDIF_VDCTRL0_TOG LCDIF_VDCTRL0
|
|
#define HWI_LCDIF_VDCTRL0_TOG
|
|
#define BP_LCDIF_VDCTRL0_VSYNC_OEB 29
|
|
#define BM_LCDIF_VDCTRL0_VSYNC_OEB 0x20000000
|
|
#define BV_LCDIF_VDCTRL0_VSYNC_OEB__VSYNC_OUTPUT 0x0
|
|
#define BV_LCDIF_VDCTRL0_VSYNC_OEB__VSYNC_INPUT 0x1
|
|
#define BF_LCDIF_VDCTRL0_VSYNC_OEB(v) (((v) & 0x1) << 29)
|
|
#define BFM_LCDIF_VDCTRL0_VSYNC_OEB(v) BM_LCDIF_VDCTRL0_VSYNC_OEB
|
|
#define BF_LCDIF_VDCTRL0_VSYNC_OEB_V(e) BF_LCDIF_VDCTRL0_VSYNC_OEB(BV_LCDIF_VDCTRL0_VSYNC_OEB__##e)
|
|
#define BFM_LCDIF_VDCTRL0_VSYNC_OEB_V(v) BM_LCDIF_VDCTRL0_VSYNC_OEB
|
|
#define BP_LCDIF_VDCTRL0_ENABLE_PRESENT 28
|
|
#define BM_LCDIF_VDCTRL0_ENABLE_PRESENT 0x10000000
|
|
#define BF_LCDIF_VDCTRL0_ENABLE_PRESENT(v) (((v) & 0x1) << 28)
|
|
#define BFM_LCDIF_VDCTRL0_ENABLE_PRESENT(v) BM_LCDIF_VDCTRL0_ENABLE_PRESENT
|
|
#define BF_LCDIF_VDCTRL0_ENABLE_PRESENT_V(e) BF_LCDIF_VDCTRL0_ENABLE_PRESENT(BV_LCDIF_VDCTRL0_ENABLE_PRESENT__##e)
|
|
#define BFM_LCDIF_VDCTRL0_ENABLE_PRESENT_V(v) BM_LCDIF_VDCTRL0_ENABLE_PRESENT
|
|
#define BP_LCDIF_VDCTRL0_VSYNC_POL 27
|
|
#define BM_LCDIF_VDCTRL0_VSYNC_POL 0x8000000
|
|
#define BF_LCDIF_VDCTRL0_VSYNC_POL(v) (((v) & 0x1) << 27)
|
|
#define BFM_LCDIF_VDCTRL0_VSYNC_POL(v) BM_LCDIF_VDCTRL0_VSYNC_POL
|
|
#define BF_LCDIF_VDCTRL0_VSYNC_POL_V(e) BF_LCDIF_VDCTRL0_VSYNC_POL(BV_LCDIF_VDCTRL0_VSYNC_POL__##e)
|
|
#define BFM_LCDIF_VDCTRL0_VSYNC_POL_V(v) BM_LCDIF_VDCTRL0_VSYNC_POL
|
|
#define BP_LCDIF_VDCTRL0_HSYNC_POL 26
|
|
#define BM_LCDIF_VDCTRL0_HSYNC_POL 0x4000000
|
|
#define BF_LCDIF_VDCTRL0_HSYNC_POL(v) (((v) & 0x1) << 26)
|
|
#define BFM_LCDIF_VDCTRL0_HSYNC_POL(v) BM_LCDIF_VDCTRL0_HSYNC_POL
|
|
#define BF_LCDIF_VDCTRL0_HSYNC_POL_V(e) BF_LCDIF_VDCTRL0_HSYNC_POL(BV_LCDIF_VDCTRL0_HSYNC_POL__##e)
|
|
#define BFM_LCDIF_VDCTRL0_HSYNC_POL_V(v) BM_LCDIF_VDCTRL0_HSYNC_POL
|
|
#define BP_LCDIF_VDCTRL0_DOTCLK_POL 25
|
|
#define BM_LCDIF_VDCTRL0_DOTCLK_POL 0x2000000
|
|
#define BF_LCDIF_VDCTRL0_DOTCLK_POL(v) (((v) & 0x1) << 25)
|
|
#define BFM_LCDIF_VDCTRL0_DOTCLK_POL(v) BM_LCDIF_VDCTRL0_DOTCLK_POL
|
|
#define BF_LCDIF_VDCTRL0_DOTCLK_POL_V(e) BF_LCDIF_VDCTRL0_DOTCLK_POL(BV_LCDIF_VDCTRL0_DOTCLK_POL__##e)
|
|
#define BFM_LCDIF_VDCTRL0_DOTCLK_POL_V(v) BM_LCDIF_VDCTRL0_DOTCLK_POL
|
|
#define BP_LCDIF_VDCTRL0_ENABLE_POL 24
|
|
#define BM_LCDIF_VDCTRL0_ENABLE_POL 0x1000000
|
|
#define BF_LCDIF_VDCTRL0_ENABLE_POL(v) (((v) & 0x1) << 24)
|
|
#define BFM_LCDIF_VDCTRL0_ENABLE_POL(v) BM_LCDIF_VDCTRL0_ENABLE_POL
|
|
#define BF_LCDIF_VDCTRL0_ENABLE_POL_V(e) BF_LCDIF_VDCTRL0_ENABLE_POL(BV_LCDIF_VDCTRL0_ENABLE_POL__##e)
|
|
#define BFM_LCDIF_VDCTRL0_ENABLE_POL_V(v) BM_LCDIF_VDCTRL0_ENABLE_POL
|
|
#define BP_LCDIF_VDCTRL0_VSYNC_PERIOD_UNIT 21
|
|
#define BM_LCDIF_VDCTRL0_VSYNC_PERIOD_UNIT 0x200000
|
|
#define BF_LCDIF_VDCTRL0_VSYNC_PERIOD_UNIT(v) (((v) & 0x1) << 21)
|
|
#define BFM_LCDIF_VDCTRL0_VSYNC_PERIOD_UNIT(v) BM_LCDIF_VDCTRL0_VSYNC_PERIOD_UNIT
|
|
#define BF_LCDIF_VDCTRL0_VSYNC_PERIOD_UNIT_V(e) BF_LCDIF_VDCTRL0_VSYNC_PERIOD_UNIT(BV_LCDIF_VDCTRL0_VSYNC_PERIOD_UNIT__##e)
|
|
#define BFM_LCDIF_VDCTRL0_VSYNC_PERIOD_UNIT_V(v) BM_LCDIF_VDCTRL0_VSYNC_PERIOD_UNIT
|
|
#define BP_LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_UNIT 20
|
|
#define BM_LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_UNIT 0x100000
|
|
#define BF_LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_UNIT(v) (((v) & 0x1) << 20)
|
|
#define BFM_LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_UNIT(v) BM_LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_UNIT
|
|
#define BF_LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_UNIT_V(e) BF_LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_UNIT(BV_LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_UNIT__##e)
|
|
#define BFM_LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_UNIT_V(v) BM_LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_UNIT
|
|
#define BP_LCDIF_VDCTRL0_INTERLACE 19
|
|
#define BM_LCDIF_VDCTRL0_INTERLACE 0x80000
|
|
#define BF_LCDIF_VDCTRL0_INTERLACE(v) (((v) & 0x1) << 19)
|
|
#define BFM_LCDIF_VDCTRL0_INTERLACE(v) BM_LCDIF_VDCTRL0_INTERLACE
|
|
#define BF_LCDIF_VDCTRL0_INTERLACE_V(e) BF_LCDIF_VDCTRL0_INTERLACE(BV_LCDIF_VDCTRL0_INTERLACE__##e)
|
|
#define BFM_LCDIF_VDCTRL0_INTERLACE_V(v) BM_LCDIF_VDCTRL0_INTERLACE
|
|
#define BP_LCDIF_VDCTRL0_DOTCLK_V_VALID_DATA_CNT 0
|
|
#define BM_LCDIF_VDCTRL0_DOTCLK_V_VALID_DATA_CNT 0x3ff
|
|
#define BF_LCDIF_VDCTRL0_DOTCLK_V_VALID_DATA_CNT(v) (((v) & 0x3ff) << 0)
|
|
#define BFM_LCDIF_VDCTRL0_DOTCLK_V_VALID_DATA_CNT(v) BM_LCDIF_VDCTRL0_DOTCLK_V_VALID_DATA_CNT
|
|
#define BF_LCDIF_VDCTRL0_DOTCLK_V_VALID_DATA_CNT_V(e) BF_LCDIF_VDCTRL0_DOTCLK_V_VALID_DATA_CNT(BV_LCDIF_VDCTRL0_DOTCLK_V_VALID_DATA_CNT__##e)
|
|
#define BFM_LCDIF_VDCTRL0_DOTCLK_V_VALID_DATA_CNT_V(v) BM_LCDIF_VDCTRL0_DOTCLK_V_VALID_DATA_CNT
|
|
|
|
#define HW_LCDIF_VDCTRL1 HW(LCDIF_VDCTRL1)
|
|
#define HWA_LCDIF_VDCTRL1 (0x80030000 + 0x40)
|
|
#define HWT_LCDIF_VDCTRL1 HWIO_32_RW
|
|
#define HWN_LCDIF_VDCTRL1 LCDIF_VDCTRL1
|
|
#define HWI_LCDIF_VDCTRL1
|
|
#define BP_LCDIF_VDCTRL1_VSYNC_PULSE_WIDTH 20
|
|
#define BM_LCDIF_VDCTRL1_VSYNC_PULSE_WIDTH 0xfff00000
|
|
#define BF_LCDIF_VDCTRL1_VSYNC_PULSE_WIDTH(v) (((v) & 0xfff) << 20)
|
|
#define BFM_LCDIF_VDCTRL1_VSYNC_PULSE_WIDTH(v) BM_LCDIF_VDCTRL1_VSYNC_PULSE_WIDTH
|
|
#define BF_LCDIF_VDCTRL1_VSYNC_PULSE_WIDTH_V(e) BF_LCDIF_VDCTRL1_VSYNC_PULSE_WIDTH(BV_LCDIF_VDCTRL1_VSYNC_PULSE_WIDTH__##e)
|
|
#define BFM_LCDIF_VDCTRL1_VSYNC_PULSE_WIDTH_V(v) BM_LCDIF_VDCTRL1_VSYNC_PULSE_WIDTH
|
|
#define BP_LCDIF_VDCTRL1_VSYNC_PERIOD 0
|
|
#define BM_LCDIF_VDCTRL1_VSYNC_PERIOD 0xfffff
|
|
#define BF_LCDIF_VDCTRL1_VSYNC_PERIOD(v) (((v) & 0xfffff) << 0)
|
|
#define BFM_LCDIF_VDCTRL1_VSYNC_PERIOD(v) BM_LCDIF_VDCTRL1_VSYNC_PERIOD
|
|
#define BF_LCDIF_VDCTRL1_VSYNC_PERIOD_V(e) BF_LCDIF_VDCTRL1_VSYNC_PERIOD(BV_LCDIF_VDCTRL1_VSYNC_PERIOD__##e)
|
|
#define BFM_LCDIF_VDCTRL1_VSYNC_PERIOD_V(v) BM_LCDIF_VDCTRL1_VSYNC_PERIOD
|
|
|
|
#define HW_LCDIF_VDCTRL2 HW(LCDIF_VDCTRL2)
|
|
#define HWA_LCDIF_VDCTRL2 (0x80030000 + 0x50)
|
|
#define HWT_LCDIF_VDCTRL2 HWIO_32_RW
|
|
#define HWN_LCDIF_VDCTRL2 LCDIF_VDCTRL2
|
|
#define HWI_LCDIF_VDCTRL2
|
|
#define BP_LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH 23
|
|
#define BM_LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH 0xff800000
|
|
#define BF_LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH(v) (((v) & 0x1ff) << 23)
|
|
#define BFM_LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH(v) BM_LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH
|
|
#define BF_LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH_V(e) BF_LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH(BV_LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH__##e)
|
|
#define BFM_LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH_V(v) BM_LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH
|
|
#define BP_LCDIF_VDCTRL2_HSYNC_PERIOD 11
|
|
#define BM_LCDIF_VDCTRL2_HSYNC_PERIOD 0x7ff800
|
|
#define BF_LCDIF_VDCTRL2_HSYNC_PERIOD(v) (((v) & 0xfff) << 11)
|
|
#define BFM_LCDIF_VDCTRL2_HSYNC_PERIOD(v) BM_LCDIF_VDCTRL2_HSYNC_PERIOD
|
|
#define BF_LCDIF_VDCTRL2_HSYNC_PERIOD_V(e) BF_LCDIF_VDCTRL2_HSYNC_PERIOD(BV_LCDIF_VDCTRL2_HSYNC_PERIOD__##e)
|
|
#define BFM_LCDIF_VDCTRL2_HSYNC_PERIOD_V(v) BM_LCDIF_VDCTRL2_HSYNC_PERIOD
|
|
#define BP_LCDIF_VDCTRL2_DOTCLK_H_VALID_DATA_CNT 0
|
|
#define BM_LCDIF_VDCTRL2_DOTCLK_H_VALID_DATA_CNT 0x7ff
|
|
#define BF_LCDIF_VDCTRL2_DOTCLK_H_VALID_DATA_CNT(v) (((v) & 0x7ff) << 0)
|
|
#define BFM_LCDIF_VDCTRL2_DOTCLK_H_VALID_DATA_CNT(v) BM_LCDIF_VDCTRL2_DOTCLK_H_VALID_DATA_CNT
|
|
#define BF_LCDIF_VDCTRL2_DOTCLK_H_VALID_DATA_CNT_V(e) BF_LCDIF_VDCTRL2_DOTCLK_H_VALID_DATA_CNT(BV_LCDIF_VDCTRL2_DOTCLK_H_VALID_DATA_CNT__##e)
|
|
#define BFM_LCDIF_VDCTRL2_DOTCLK_H_VALID_DATA_CNT_V(v) BM_LCDIF_VDCTRL2_DOTCLK_H_VALID_DATA_CNT
|
|
|
|
#define HW_LCDIF_VDCTRL3 HW(LCDIF_VDCTRL3)
|
|
#define HWA_LCDIF_VDCTRL3 (0x80030000 + 0x60)
|
|
#define HWT_LCDIF_VDCTRL3 HWIO_32_RW
|
|
#define HWN_LCDIF_VDCTRL3 LCDIF_VDCTRL3
|
|
#define HWI_LCDIF_VDCTRL3
|
|
#define BP_LCDIF_VDCTRL3_SYNC_SIGNALS_ON 24
|
|
#define BM_LCDIF_VDCTRL3_SYNC_SIGNALS_ON 0x1000000
|
|
#define BF_LCDIF_VDCTRL3_SYNC_SIGNALS_ON(v) (((v) & 0x1) << 24)
|
|
#define BFM_LCDIF_VDCTRL3_SYNC_SIGNALS_ON(v) BM_LCDIF_VDCTRL3_SYNC_SIGNALS_ON
|
|
#define BF_LCDIF_VDCTRL3_SYNC_SIGNALS_ON_V(e) BF_LCDIF_VDCTRL3_SYNC_SIGNALS_ON(BV_LCDIF_VDCTRL3_SYNC_SIGNALS_ON__##e)
|
|
#define BFM_LCDIF_VDCTRL3_SYNC_SIGNALS_ON_V(v) BM_LCDIF_VDCTRL3_SYNC_SIGNALS_ON
|
|
#define BP_LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT 12
|
|
#define BM_LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT 0xfff000
|
|
#define BF_LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT(v) (((v) & 0xfff) << 12)
|
|
#define BFM_LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT(v) BM_LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT
|
|
#define BF_LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT_V(e) BF_LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT(BV_LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT__##e)
|
|
#define BFM_LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT_V(v) BM_LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT
|
|
#define BP_LCDIF_VDCTRL3_VERTICAL_WAIT_CNT 0
|
|
#define BM_LCDIF_VDCTRL3_VERTICAL_WAIT_CNT 0x1ff
|
|
#define BF_LCDIF_VDCTRL3_VERTICAL_WAIT_CNT(v) (((v) & 0x1ff) << 0)
|
|
#define BFM_LCDIF_VDCTRL3_VERTICAL_WAIT_CNT(v) BM_LCDIF_VDCTRL3_VERTICAL_WAIT_CNT
|
|
#define BF_LCDIF_VDCTRL3_VERTICAL_WAIT_CNT_V(e) BF_LCDIF_VDCTRL3_VERTICAL_WAIT_CNT(BV_LCDIF_VDCTRL3_VERTICAL_WAIT_CNT__##e)
|
|
#define BFM_LCDIF_VDCTRL3_VERTICAL_WAIT_CNT_V(v) BM_LCDIF_VDCTRL3_VERTICAL_WAIT_CNT
|
|
|
|
#define HW_LCDIF_DVICTRL0 HW(LCDIF_DVICTRL0)
|
|
#define HWA_LCDIF_DVICTRL0 (0x80030000 + 0x70)
|
|
#define HWT_LCDIF_DVICTRL0 HWIO_32_RW
|
|
#define HWN_LCDIF_DVICTRL0 LCDIF_DVICTRL0
|
|
#define HWI_LCDIF_DVICTRL0
|
|
#define BP_LCDIF_DVICTRL0_H_ACTIVE_CNT 20
|
|
#define BM_LCDIF_DVICTRL0_H_ACTIVE_CNT 0x7ff00000
|
|
#define BF_LCDIF_DVICTRL0_H_ACTIVE_CNT(v) (((v) & 0x7ff) << 20)
|
|
#define BFM_LCDIF_DVICTRL0_H_ACTIVE_CNT(v) BM_LCDIF_DVICTRL0_H_ACTIVE_CNT
|
|
#define BF_LCDIF_DVICTRL0_H_ACTIVE_CNT_V(e) BF_LCDIF_DVICTRL0_H_ACTIVE_CNT(BV_LCDIF_DVICTRL0_H_ACTIVE_CNT__##e)
|
|
#define BFM_LCDIF_DVICTRL0_H_ACTIVE_CNT_V(v) BM_LCDIF_DVICTRL0_H_ACTIVE_CNT
|
|
#define BP_LCDIF_DVICTRL0_H_BLANKING_CNT 10
|
|
#define BM_LCDIF_DVICTRL0_H_BLANKING_CNT 0xffc00
|
|
#define BF_LCDIF_DVICTRL0_H_BLANKING_CNT(v) (((v) & 0x3ff) << 10)
|
|
#define BFM_LCDIF_DVICTRL0_H_BLANKING_CNT(v) BM_LCDIF_DVICTRL0_H_BLANKING_CNT
|
|
#define BF_LCDIF_DVICTRL0_H_BLANKING_CNT_V(e) BF_LCDIF_DVICTRL0_H_BLANKING_CNT(BV_LCDIF_DVICTRL0_H_BLANKING_CNT__##e)
|
|
#define BFM_LCDIF_DVICTRL0_H_BLANKING_CNT_V(v) BM_LCDIF_DVICTRL0_H_BLANKING_CNT
|
|
#define BP_LCDIF_DVICTRL0_V_LINES_CNT 0
|
|
#define BM_LCDIF_DVICTRL0_V_LINES_CNT 0x3ff
|
|
#define BF_LCDIF_DVICTRL0_V_LINES_CNT(v) (((v) & 0x3ff) << 0)
|
|
#define BFM_LCDIF_DVICTRL0_V_LINES_CNT(v) BM_LCDIF_DVICTRL0_V_LINES_CNT
|
|
#define BF_LCDIF_DVICTRL0_V_LINES_CNT_V(e) BF_LCDIF_DVICTRL0_V_LINES_CNT(BV_LCDIF_DVICTRL0_V_LINES_CNT__##e)
|
|
#define BFM_LCDIF_DVICTRL0_V_LINES_CNT_V(v) BM_LCDIF_DVICTRL0_V_LINES_CNT
|
|
|
|
#define HW_LCDIF_DVICTRL1 HW(LCDIF_DVICTRL1)
|
|
#define HWA_LCDIF_DVICTRL1 (0x80030000 + 0x80)
|
|
#define HWT_LCDIF_DVICTRL1 HWIO_32_RW
|
|
#define HWN_LCDIF_DVICTRL1 LCDIF_DVICTRL1
|
|
#define HWI_LCDIF_DVICTRL1
|
|
#define BP_LCDIF_DVICTRL1_F1_START_LINE 20
|
|
#define BM_LCDIF_DVICTRL1_F1_START_LINE 0x3ff00000
|
|
#define BF_LCDIF_DVICTRL1_F1_START_LINE(v) (((v) & 0x3ff) << 20)
|
|
#define BFM_LCDIF_DVICTRL1_F1_START_LINE(v) BM_LCDIF_DVICTRL1_F1_START_LINE
|
|
#define BF_LCDIF_DVICTRL1_F1_START_LINE_V(e) BF_LCDIF_DVICTRL1_F1_START_LINE(BV_LCDIF_DVICTRL1_F1_START_LINE__##e)
|
|
#define BFM_LCDIF_DVICTRL1_F1_START_LINE_V(v) BM_LCDIF_DVICTRL1_F1_START_LINE
|
|
#define BP_LCDIF_DVICTRL1_F1_END_LINE 10
|
|
#define BM_LCDIF_DVICTRL1_F1_END_LINE 0xffc00
|
|
#define BF_LCDIF_DVICTRL1_F1_END_LINE(v) (((v) & 0x3ff) << 10)
|
|
#define BFM_LCDIF_DVICTRL1_F1_END_LINE(v) BM_LCDIF_DVICTRL1_F1_END_LINE
|
|
#define BF_LCDIF_DVICTRL1_F1_END_LINE_V(e) BF_LCDIF_DVICTRL1_F1_END_LINE(BV_LCDIF_DVICTRL1_F1_END_LINE__##e)
|
|
#define BFM_LCDIF_DVICTRL1_F1_END_LINE_V(v) BM_LCDIF_DVICTRL1_F1_END_LINE
|
|
#define BP_LCDIF_DVICTRL1_F2_START_LINE 0
|
|
#define BM_LCDIF_DVICTRL1_F2_START_LINE 0x3ff
|
|
#define BF_LCDIF_DVICTRL1_F2_START_LINE(v) (((v) & 0x3ff) << 0)
|
|
#define BFM_LCDIF_DVICTRL1_F2_START_LINE(v) BM_LCDIF_DVICTRL1_F2_START_LINE
|
|
#define BF_LCDIF_DVICTRL1_F2_START_LINE_V(e) BF_LCDIF_DVICTRL1_F2_START_LINE(BV_LCDIF_DVICTRL1_F2_START_LINE__##e)
|
|
#define BFM_LCDIF_DVICTRL1_F2_START_LINE_V(v) BM_LCDIF_DVICTRL1_F2_START_LINE
|
|
|
|
#define HW_LCDIF_DVICTRL2 HW(LCDIF_DVICTRL2)
|
|
#define HWA_LCDIF_DVICTRL2 (0x80030000 + 0x90)
|
|
#define HWT_LCDIF_DVICTRL2 HWIO_32_RW
|
|
#define HWN_LCDIF_DVICTRL2 LCDIF_DVICTRL2
|
|
#define HWI_LCDIF_DVICTRL2
|
|
#define BP_LCDIF_DVICTRL2_F2_END_LINE 20
|
|
#define BM_LCDIF_DVICTRL2_F2_END_LINE 0x3ff00000
|
|
#define BF_LCDIF_DVICTRL2_F2_END_LINE(v) (((v) & 0x3ff) << 20)
|
|
#define BFM_LCDIF_DVICTRL2_F2_END_LINE(v) BM_LCDIF_DVICTRL2_F2_END_LINE
|
|
#define BF_LCDIF_DVICTRL2_F2_END_LINE_V(e) BF_LCDIF_DVICTRL2_F2_END_LINE(BV_LCDIF_DVICTRL2_F2_END_LINE__##e)
|
|
#define BFM_LCDIF_DVICTRL2_F2_END_LINE_V(v) BM_LCDIF_DVICTRL2_F2_END_LINE
|
|
#define BP_LCDIF_DVICTRL2_V1_BLANK_START_LINE 10
|
|
#define BM_LCDIF_DVICTRL2_V1_BLANK_START_LINE 0xffc00
|
|
#define BF_LCDIF_DVICTRL2_V1_BLANK_START_LINE(v) (((v) & 0x3ff) << 10)
|
|
#define BFM_LCDIF_DVICTRL2_V1_BLANK_START_LINE(v) BM_LCDIF_DVICTRL2_V1_BLANK_START_LINE
|
|
#define BF_LCDIF_DVICTRL2_V1_BLANK_START_LINE_V(e) BF_LCDIF_DVICTRL2_V1_BLANK_START_LINE(BV_LCDIF_DVICTRL2_V1_BLANK_START_LINE__##e)
|
|
#define BFM_LCDIF_DVICTRL2_V1_BLANK_START_LINE_V(v) BM_LCDIF_DVICTRL2_V1_BLANK_START_LINE
|
|
#define BP_LCDIF_DVICTRL2_V1_BLANK_END_LINE 0
|
|
#define BM_LCDIF_DVICTRL2_V1_BLANK_END_LINE 0x3ff
|
|
#define BF_LCDIF_DVICTRL2_V1_BLANK_END_LINE(v) (((v) & 0x3ff) << 0)
|
|
#define BFM_LCDIF_DVICTRL2_V1_BLANK_END_LINE(v) BM_LCDIF_DVICTRL2_V1_BLANK_END_LINE
|
|
#define BF_LCDIF_DVICTRL2_V1_BLANK_END_LINE_V(e) BF_LCDIF_DVICTRL2_V1_BLANK_END_LINE(BV_LCDIF_DVICTRL2_V1_BLANK_END_LINE__##e)
|
|
#define BFM_LCDIF_DVICTRL2_V1_BLANK_END_LINE_V(v) BM_LCDIF_DVICTRL2_V1_BLANK_END_LINE
|
|
|
|
#define HW_LCDIF_DVICTRL3 HW(LCDIF_DVICTRL3)
|
|
#define HWA_LCDIF_DVICTRL3 (0x80030000 + 0xa0)
|
|
#define HWT_LCDIF_DVICTRL3 HWIO_32_RW
|
|
#define HWN_LCDIF_DVICTRL3 LCDIF_DVICTRL3
|
|
#define HWI_LCDIF_DVICTRL3
|
|
#define BP_LCDIF_DVICTRL3_V2_BLANK_START_LINE 16
|
|
#define BM_LCDIF_DVICTRL3_V2_BLANK_START_LINE 0x3ff0000
|
|
#define BF_LCDIF_DVICTRL3_V2_BLANK_START_LINE(v) (((v) & 0x3ff) << 16)
|
|
#define BFM_LCDIF_DVICTRL3_V2_BLANK_START_LINE(v) BM_LCDIF_DVICTRL3_V2_BLANK_START_LINE
|
|
#define BF_LCDIF_DVICTRL3_V2_BLANK_START_LINE_V(e) BF_LCDIF_DVICTRL3_V2_BLANK_START_LINE(BV_LCDIF_DVICTRL3_V2_BLANK_START_LINE__##e)
|
|
#define BFM_LCDIF_DVICTRL3_V2_BLANK_START_LINE_V(v) BM_LCDIF_DVICTRL3_V2_BLANK_START_LINE
|
|
#define BP_LCDIF_DVICTRL3_V2_BLANK_END_LINE 0
|
|
#define BM_LCDIF_DVICTRL3_V2_BLANK_END_LINE 0x3ff
|
|
#define BF_LCDIF_DVICTRL3_V2_BLANK_END_LINE(v) (((v) & 0x3ff) << 0)
|
|
#define BFM_LCDIF_DVICTRL3_V2_BLANK_END_LINE(v) BM_LCDIF_DVICTRL3_V2_BLANK_END_LINE
|
|
#define BF_LCDIF_DVICTRL3_V2_BLANK_END_LINE_V(e) BF_LCDIF_DVICTRL3_V2_BLANK_END_LINE(BV_LCDIF_DVICTRL3_V2_BLANK_END_LINE__##e)
|
|
#define BFM_LCDIF_DVICTRL3_V2_BLANK_END_LINE_V(v) BM_LCDIF_DVICTRL3_V2_BLANK_END_LINE
|
|
|
|
#define HW_LCDIF_DATA HW(LCDIF_DATA)
|
|
#define HWA_LCDIF_DATA (0x80030000 + 0xb0)
|
|
#define HWT_LCDIF_DATA HWIO_32_RW
|
|
#define HWN_LCDIF_DATA LCDIF_DATA
|
|
#define HWI_LCDIF_DATA
|
|
#define BP_LCDIF_DATA_DATA_THREE 24
|
|
#define BM_LCDIF_DATA_DATA_THREE 0xff000000
|
|
#define BF_LCDIF_DATA_DATA_THREE(v) (((v) & 0xff) << 24)
|
|
#define BFM_LCDIF_DATA_DATA_THREE(v) BM_LCDIF_DATA_DATA_THREE
|
|
#define BF_LCDIF_DATA_DATA_THREE_V(e) BF_LCDIF_DATA_DATA_THREE(BV_LCDIF_DATA_DATA_THREE__##e)
|
|
#define BFM_LCDIF_DATA_DATA_THREE_V(v) BM_LCDIF_DATA_DATA_THREE
|
|
#define BP_LCDIF_DATA_DATA_TWO 16
|
|
#define BM_LCDIF_DATA_DATA_TWO 0xff0000
|
|
#define BF_LCDIF_DATA_DATA_TWO(v) (((v) & 0xff) << 16)
|
|
#define BFM_LCDIF_DATA_DATA_TWO(v) BM_LCDIF_DATA_DATA_TWO
|
|
#define BF_LCDIF_DATA_DATA_TWO_V(e) BF_LCDIF_DATA_DATA_TWO(BV_LCDIF_DATA_DATA_TWO__##e)
|
|
#define BFM_LCDIF_DATA_DATA_TWO_V(v) BM_LCDIF_DATA_DATA_TWO
|
|
#define BP_LCDIF_DATA_DATA_ONE 8
|
|
#define BM_LCDIF_DATA_DATA_ONE 0xff00
|
|
#define BF_LCDIF_DATA_DATA_ONE(v) (((v) & 0xff) << 8)
|
|
#define BFM_LCDIF_DATA_DATA_ONE(v) BM_LCDIF_DATA_DATA_ONE
|
|
#define BF_LCDIF_DATA_DATA_ONE_V(e) BF_LCDIF_DATA_DATA_ONE(BV_LCDIF_DATA_DATA_ONE__##e)
|
|
#define BFM_LCDIF_DATA_DATA_ONE_V(v) BM_LCDIF_DATA_DATA_ONE
|
|
#define BP_LCDIF_DATA_DATA_ZERO 0
|
|
#define BM_LCDIF_DATA_DATA_ZERO 0xff
|
|
#define BF_LCDIF_DATA_DATA_ZERO(v) (((v) & 0xff) << 0)
|
|
#define BFM_LCDIF_DATA_DATA_ZERO(v) BM_LCDIF_DATA_DATA_ZERO
|
|
#define BF_LCDIF_DATA_DATA_ZERO_V(e) BF_LCDIF_DATA_DATA_ZERO(BV_LCDIF_DATA_DATA_ZERO__##e)
|
|
#define BFM_LCDIF_DATA_DATA_ZERO_V(v) BM_LCDIF_DATA_DATA_ZERO
|
|
|
|
#define HW_LCDIF_STAT HW(LCDIF_STAT)
|
|
#define HWA_LCDIF_STAT (0x80030000 + 0xc0)
|
|
#define HWT_LCDIF_STAT HWIO_32_RW
|
|
#define HWN_LCDIF_STAT LCDIF_STAT
|
|
#define HWI_LCDIF_STAT
|
|
#define BP_LCDIF_STAT_PRESENT 31
|
|
#define BM_LCDIF_STAT_PRESENT 0x80000000
|
|
#define BF_LCDIF_STAT_PRESENT(v) (((v) & 0x1) << 31)
|
|
#define BFM_LCDIF_STAT_PRESENT(v) BM_LCDIF_STAT_PRESENT
|
|
#define BF_LCDIF_STAT_PRESENT_V(e) BF_LCDIF_STAT_PRESENT(BV_LCDIF_STAT_PRESENT__##e)
|
|
#define BFM_LCDIF_STAT_PRESENT_V(v) BM_LCDIF_STAT_PRESENT
|
|
#define BP_LCDIF_STAT_DMA_REQ 30
|
|
#define BM_LCDIF_STAT_DMA_REQ 0x40000000
|
|
#define BF_LCDIF_STAT_DMA_REQ(v) (((v) & 0x1) << 30)
|
|
#define BFM_LCDIF_STAT_DMA_REQ(v) BM_LCDIF_STAT_DMA_REQ
|
|
#define BF_LCDIF_STAT_DMA_REQ_V(e) BF_LCDIF_STAT_DMA_REQ(BV_LCDIF_STAT_DMA_REQ__##e)
|
|
#define BFM_LCDIF_STAT_DMA_REQ_V(v) BM_LCDIF_STAT_DMA_REQ
|
|
#define BP_LCDIF_STAT_RXFIFO_FULL 29
|
|
#define BM_LCDIF_STAT_RXFIFO_FULL 0x20000000
|
|
#define BF_LCDIF_STAT_RXFIFO_FULL(v) (((v) & 0x1) << 29)
|
|
#define BFM_LCDIF_STAT_RXFIFO_FULL(v) BM_LCDIF_STAT_RXFIFO_FULL
|
|
#define BF_LCDIF_STAT_RXFIFO_FULL_V(e) BF_LCDIF_STAT_RXFIFO_FULL(BV_LCDIF_STAT_RXFIFO_FULL__##e)
|
|
#define BFM_LCDIF_STAT_RXFIFO_FULL_V(v) BM_LCDIF_STAT_RXFIFO_FULL
|
|
#define BP_LCDIF_STAT_RXFIFO_EMPTY 28
|
|
#define BM_LCDIF_STAT_RXFIFO_EMPTY 0x10000000
|
|
#define BF_LCDIF_STAT_RXFIFO_EMPTY(v) (((v) & 0x1) << 28)
|
|
#define BFM_LCDIF_STAT_RXFIFO_EMPTY(v) BM_LCDIF_STAT_RXFIFO_EMPTY
|
|
#define BF_LCDIF_STAT_RXFIFO_EMPTY_V(e) BF_LCDIF_STAT_RXFIFO_EMPTY(BV_LCDIF_STAT_RXFIFO_EMPTY__##e)
|
|
#define BFM_LCDIF_STAT_RXFIFO_EMPTY_V(v) BM_LCDIF_STAT_RXFIFO_EMPTY
|
|
#define BP_LCDIF_STAT_TXFIFO_FULL 27
|
|
#define BM_LCDIF_STAT_TXFIFO_FULL 0x8000000
|
|
#define BF_LCDIF_STAT_TXFIFO_FULL(v) (((v) & 0x1) << 27)
|
|
#define BFM_LCDIF_STAT_TXFIFO_FULL(v) BM_LCDIF_STAT_TXFIFO_FULL
|
|
#define BF_LCDIF_STAT_TXFIFO_FULL_V(e) BF_LCDIF_STAT_TXFIFO_FULL(BV_LCDIF_STAT_TXFIFO_FULL__##e)
|
|
#define BFM_LCDIF_STAT_TXFIFO_FULL_V(v) BM_LCDIF_STAT_TXFIFO_FULL
|
|
#define BP_LCDIF_STAT_TXFIFO_EMPTY 26
|
|
#define BM_LCDIF_STAT_TXFIFO_EMPTY 0x4000000
|
|
#define BF_LCDIF_STAT_TXFIFO_EMPTY(v) (((v) & 0x1) << 26)
|
|
#define BFM_LCDIF_STAT_TXFIFO_EMPTY(v) BM_LCDIF_STAT_TXFIFO_EMPTY
|
|
#define BF_LCDIF_STAT_TXFIFO_EMPTY_V(e) BF_LCDIF_STAT_TXFIFO_EMPTY(BV_LCDIF_STAT_TXFIFO_EMPTY__##e)
|
|
#define BFM_LCDIF_STAT_TXFIFO_EMPTY_V(v) BM_LCDIF_STAT_TXFIFO_EMPTY
|
|
#define BP_LCDIF_STAT_BUSY 25
|
|
#define BM_LCDIF_STAT_BUSY 0x2000000
|
|
#define BF_LCDIF_STAT_BUSY(v) (((v) & 0x1) << 25)
|
|
#define BFM_LCDIF_STAT_BUSY(v) BM_LCDIF_STAT_BUSY
|
|
#define BF_LCDIF_STAT_BUSY_V(e) BF_LCDIF_STAT_BUSY(BV_LCDIF_STAT_BUSY__##e)
|
|
#define BFM_LCDIF_STAT_BUSY_V(v) BM_LCDIF_STAT_BUSY
|
|
#define BP_LCDIF_STAT_DVI_CURRENT_FIELD 24
|
|
#define BM_LCDIF_STAT_DVI_CURRENT_FIELD 0x1000000
|
|
#define BF_LCDIF_STAT_DVI_CURRENT_FIELD(v) (((v) & 0x1) << 24)
|
|
#define BFM_LCDIF_STAT_DVI_CURRENT_FIELD(v) BM_LCDIF_STAT_DVI_CURRENT_FIELD
|
|
#define BF_LCDIF_STAT_DVI_CURRENT_FIELD_V(e) BF_LCDIF_STAT_DVI_CURRENT_FIELD(BV_LCDIF_STAT_DVI_CURRENT_FIELD__##e)
|
|
#define BFM_LCDIF_STAT_DVI_CURRENT_FIELD_V(v) BM_LCDIF_STAT_DVI_CURRENT_FIELD
|
|
|
|
#define HW_LCDIF_VERSION HW(LCDIF_VERSION)
|
|
#define HWA_LCDIF_VERSION (0x80030000 + 0xd0)
|
|
#define HWT_LCDIF_VERSION HWIO_32_RW
|
|
#define HWN_LCDIF_VERSION LCDIF_VERSION
|
|
#define HWI_LCDIF_VERSION
|
|
#define BP_LCDIF_VERSION_MAJOR 24
|
|
#define BM_LCDIF_VERSION_MAJOR 0xff000000
|
|
#define BF_LCDIF_VERSION_MAJOR(v) (((v) & 0xff) << 24)
|
|
#define BFM_LCDIF_VERSION_MAJOR(v) BM_LCDIF_VERSION_MAJOR
|
|
#define BF_LCDIF_VERSION_MAJOR_V(e) BF_LCDIF_VERSION_MAJOR(BV_LCDIF_VERSION_MAJOR__##e)
|
|
#define BFM_LCDIF_VERSION_MAJOR_V(v) BM_LCDIF_VERSION_MAJOR
|
|
#define BP_LCDIF_VERSION_MINOR 16
|
|
#define BM_LCDIF_VERSION_MINOR 0xff0000
|
|
#define BF_LCDIF_VERSION_MINOR(v) (((v) & 0xff) << 16)
|
|
#define BFM_LCDIF_VERSION_MINOR(v) BM_LCDIF_VERSION_MINOR
|
|
#define BF_LCDIF_VERSION_MINOR_V(e) BF_LCDIF_VERSION_MINOR(BV_LCDIF_VERSION_MINOR__##e)
|
|
#define BFM_LCDIF_VERSION_MINOR_V(v) BM_LCDIF_VERSION_MINOR
|
|
#define BP_LCDIF_VERSION_STEP 0
|
|
#define BM_LCDIF_VERSION_STEP 0xffff
|
|
#define BF_LCDIF_VERSION_STEP(v) (((v) & 0xffff) << 0)
|
|
#define BFM_LCDIF_VERSION_STEP(v) BM_LCDIF_VERSION_STEP
|
|
#define BF_LCDIF_VERSION_STEP_V(e) BF_LCDIF_VERSION_STEP(BV_LCDIF_VERSION_STEP__##e)
|
|
#define BFM_LCDIF_VERSION_STEP_V(v) BM_LCDIF_VERSION_STEP
|
|
|
|
#define HW_LCDIF_DEBUG0 HW(LCDIF_DEBUG0)
|
|
#define HWA_LCDIF_DEBUG0 (0x80030000 + 0xe0)
|
|
#define HWT_LCDIF_DEBUG0 HWIO_32_RW
|
|
#define HWN_LCDIF_DEBUG0 LCDIF_DEBUG0
|
|
#define HWI_LCDIF_DEBUG0
|
|
#define BP_LCDIF_DEBUG0_STREAMING_END_DETECTED 31
|
|
#define BM_LCDIF_DEBUG0_STREAMING_END_DETECTED 0x80000000
|
|
#define BF_LCDIF_DEBUG0_STREAMING_END_DETECTED(v) (((v) & 0x1) << 31)
|
|
#define BFM_LCDIF_DEBUG0_STREAMING_END_DETECTED(v) BM_LCDIF_DEBUG0_STREAMING_END_DETECTED
|
|
#define BF_LCDIF_DEBUG0_STREAMING_END_DETECTED_V(e) BF_LCDIF_DEBUG0_STREAMING_END_DETECTED(BV_LCDIF_DEBUG0_STREAMING_END_DETECTED__##e)
|
|
#define BFM_LCDIF_DEBUG0_STREAMING_END_DETECTED_V(v) BM_LCDIF_DEBUG0_STREAMING_END_DETECTED
|
|
#define BP_LCDIF_DEBUG0_WAIT_FOR_VSYNC_EDGE_OUT 30
|
|
#define BM_LCDIF_DEBUG0_WAIT_FOR_VSYNC_EDGE_OUT 0x40000000
|
|
#define BF_LCDIF_DEBUG0_WAIT_FOR_VSYNC_EDGE_OUT(v) (((v) & 0x1) << 30)
|
|
#define BFM_LCDIF_DEBUG0_WAIT_FOR_VSYNC_EDGE_OUT(v) BM_LCDIF_DEBUG0_WAIT_FOR_VSYNC_EDGE_OUT
|
|
#define BF_LCDIF_DEBUG0_WAIT_FOR_VSYNC_EDGE_OUT_V(e) BF_LCDIF_DEBUG0_WAIT_FOR_VSYNC_EDGE_OUT(BV_LCDIF_DEBUG0_WAIT_FOR_VSYNC_EDGE_OUT__##e)
|
|
#define BFM_LCDIF_DEBUG0_WAIT_FOR_VSYNC_EDGE_OUT_V(v) BM_LCDIF_DEBUG0_WAIT_FOR_VSYNC_EDGE_OUT
|
|
#define BP_LCDIF_DEBUG0_SYNC_SIGNALS_ON_REG 29
|
|
#define BM_LCDIF_DEBUG0_SYNC_SIGNALS_ON_REG 0x20000000
|
|
#define BF_LCDIF_DEBUG0_SYNC_SIGNALS_ON_REG(v) (((v) & 0x1) << 29)
|
|
#define BFM_LCDIF_DEBUG0_SYNC_SIGNALS_ON_REG(v) BM_LCDIF_DEBUG0_SYNC_SIGNALS_ON_REG
|
|
#define BF_LCDIF_DEBUG0_SYNC_SIGNALS_ON_REG_V(e) BF_LCDIF_DEBUG0_SYNC_SIGNALS_ON_REG(BV_LCDIF_DEBUG0_SYNC_SIGNALS_ON_REG__##e)
|
|
#define BFM_LCDIF_DEBUG0_SYNC_SIGNALS_ON_REG_V(v) BM_LCDIF_DEBUG0_SYNC_SIGNALS_ON_REG
|
|
#define BP_LCDIF_DEBUG0_DMACMDKICK 28
|
|
#define BM_LCDIF_DEBUG0_DMACMDKICK 0x10000000
|
|
#define BF_LCDIF_DEBUG0_DMACMDKICK(v) (((v) & 0x1) << 28)
|
|
#define BFM_LCDIF_DEBUG0_DMACMDKICK(v) BM_LCDIF_DEBUG0_DMACMDKICK
|
|
#define BF_LCDIF_DEBUG0_DMACMDKICK_V(e) BF_LCDIF_DEBUG0_DMACMDKICK(BV_LCDIF_DEBUG0_DMACMDKICK__##e)
|
|
#define BFM_LCDIF_DEBUG0_DMACMDKICK_V(v) BM_LCDIF_DEBUG0_DMACMDKICK
|
|
#define BP_LCDIF_DEBUG0_ENABLE 27
|
|
#define BM_LCDIF_DEBUG0_ENABLE 0x8000000
|
|
#define BF_LCDIF_DEBUG0_ENABLE(v) (((v) & 0x1) << 27)
|
|
#define BFM_LCDIF_DEBUG0_ENABLE(v) BM_LCDIF_DEBUG0_ENABLE
|
|
#define BF_LCDIF_DEBUG0_ENABLE_V(e) BF_LCDIF_DEBUG0_ENABLE(BV_LCDIF_DEBUG0_ENABLE__##e)
|
|
#define BFM_LCDIF_DEBUG0_ENABLE_V(v) BM_LCDIF_DEBUG0_ENABLE
|
|
#define BP_LCDIF_DEBUG0_HSYNC 26
|
|
#define BM_LCDIF_DEBUG0_HSYNC 0x4000000
|
|
#define BF_LCDIF_DEBUG0_HSYNC(v) (((v) & 0x1) << 26)
|
|
#define BFM_LCDIF_DEBUG0_HSYNC(v) BM_LCDIF_DEBUG0_HSYNC
|
|
#define BF_LCDIF_DEBUG0_HSYNC_V(e) BF_LCDIF_DEBUG0_HSYNC(BV_LCDIF_DEBUG0_HSYNC__##e)
|
|
#define BFM_LCDIF_DEBUG0_HSYNC_V(v) BM_LCDIF_DEBUG0_HSYNC
|
|
#define BP_LCDIF_DEBUG0_VSYNC 25
|
|
#define BM_LCDIF_DEBUG0_VSYNC 0x2000000
|
|
#define BF_LCDIF_DEBUG0_VSYNC(v) (((v) & 0x1) << 25)
|
|
#define BFM_LCDIF_DEBUG0_VSYNC(v) BM_LCDIF_DEBUG0_VSYNC
|
|
#define BF_LCDIF_DEBUG0_VSYNC_V(e) BF_LCDIF_DEBUG0_VSYNC(BV_LCDIF_DEBUG0_VSYNC__##e)
|
|
#define BFM_LCDIF_DEBUG0_VSYNC_V(v) BM_LCDIF_DEBUG0_VSYNC
|
|
#define BP_LCDIF_DEBUG0_CUR_FRAME_TX 24
|
|
#define BM_LCDIF_DEBUG0_CUR_FRAME_TX 0x1000000
|
|
#define BF_LCDIF_DEBUG0_CUR_FRAME_TX(v) (((v) & 0x1) << 24)
|
|
#define BFM_LCDIF_DEBUG0_CUR_FRAME_TX(v) BM_LCDIF_DEBUG0_CUR_FRAME_TX
|
|
#define BF_LCDIF_DEBUG0_CUR_FRAME_TX_V(e) BF_LCDIF_DEBUG0_CUR_FRAME_TX(BV_LCDIF_DEBUG0_CUR_FRAME_TX__##e)
|
|
#define BFM_LCDIF_DEBUG0_CUR_FRAME_TX_V(v) BM_LCDIF_DEBUG0_CUR_FRAME_TX
|
|
#define BP_LCDIF_DEBUG0_EMPTY_WORD 23
|
|
#define BM_LCDIF_DEBUG0_EMPTY_WORD 0x800000
|
|
#define BF_LCDIF_DEBUG0_EMPTY_WORD(v) (((v) & 0x1) << 23)
|
|
#define BFM_LCDIF_DEBUG0_EMPTY_WORD(v) BM_LCDIF_DEBUG0_EMPTY_WORD
|
|
#define BF_LCDIF_DEBUG0_EMPTY_WORD_V(e) BF_LCDIF_DEBUG0_EMPTY_WORD(BV_LCDIF_DEBUG0_EMPTY_WORD__##e)
|
|
#define BFM_LCDIF_DEBUG0_EMPTY_WORD_V(v) BM_LCDIF_DEBUG0_EMPTY_WORD
|
|
#define BP_LCDIF_DEBUG0_CUR_STATE 16
|
|
#define BM_LCDIF_DEBUG0_CUR_STATE 0x7f0000
|
|
#define BF_LCDIF_DEBUG0_CUR_STATE(v) (((v) & 0x7f) << 16)
|
|
#define BFM_LCDIF_DEBUG0_CUR_STATE(v) BM_LCDIF_DEBUG0_CUR_STATE
|
|
#define BF_LCDIF_DEBUG0_CUR_STATE_V(e) BF_LCDIF_DEBUG0_CUR_STATE(BV_LCDIF_DEBUG0_CUR_STATE__##e)
|
|
#define BFM_LCDIF_DEBUG0_CUR_STATE_V(v) BM_LCDIF_DEBUG0_CUR_STATE
|
|
#define BP_LCDIF_DEBUG0_DATA_COUNT 0
|
|
#define BM_LCDIF_DEBUG0_DATA_COUNT 0xffff
|
|
#define BF_LCDIF_DEBUG0_DATA_COUNT(v) (((v) & 0xffff) << 0)
|
|
#define BFM_LCDIF_DEBUG0_DATA_COUNT(v) BM_LCDIF_DEBUG0_DATA_COUNT
|
|
#define BF_LCDIF_DEBUG0_DATA_COUNT_V(e) BF_LCDIF_DEBUG0_DATA_COUNT(BV_LCDIF_DEBUG0_DATA_COUNT__##e)
|
|
#define BFM_LCDIF_DEBUG0_DATA_COUNT_V(v) BM_LCDIF_DEBUG0_DATA_COUNT
|
|
|
|
#endif /* __HEADERGEN_STMP3700_LCDIF_H__*/
|