9291ae50ca
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@13122 a1c6a512-1295-4272-9138-f99709370657
195 lines
8.1 KiB
C
195 lines
8.1 KiB
C
/***************************************************************************
|
|
* __________ __ ___.
|
|
* Open \______ \ ____ ____ | | _\_ |__ _______ ___
|
|
* Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ /
|
|
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
|
|
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
|
|
* \/ \/ \/ \/ \/
|
|
* $Id$
|
|
*
|
|
* Copyright (C) 2002 by Linus Nielsen Feltzing
|
|
*
|
|
* All files in this archive are subject to the GNU General Public License.
|
|
* See the file COPYING in the source tree root for full license agreement.
|
|
*
|
|
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
|
|
* KIND, either express or implied.
|
|
*
|
|
****************************************************************************/
|
|
|
|
#ifndef _UDA1380_H
|
|
#define _UDA1380_H
|
|
|
|
/* volume/balance/treble/bass interdependency */
|
|
#define VOLUME_MIN -840
|
|
#define VOLUME_MAX 0
|
|
|
|
extern int tenthdb2master(int db);
|
|
extern int tenthdb2mixer(int db);
|
|
|
|
extern void audiohw_reset(void);
|
|
extern int audiohw_init(void);
|
|
extern void audiohw_enable_output(bool enable);
|
|
extern int audiohw_set_master_vol(int vol_l, int vol_r);
|
|
extern int audiohw_set_mixer_vol(int channel1, int channel2);
|
|
extern void audiohw_set_bass(int value);
|
|
extern void audiohw_set_treble(int value);
|
|
extern int audiohw_mute(int mute);
|
|
extern void audiohw_close(void);
|
|
/**
|
|
* Sets frequency settings for DAC and ADC relative to MCLK
|
|
*
|
|
* Selection for frequency ranges:
|
|
* Fs: range: with:
|
|
* 11025: 0 = 6.25 to 12.5 SCLK, LRCK: Audio Clk / 16
|
|
* 22050: 1 = 12.5 to 25 SCLK, LRCK: Audio Clk / 8
|
|
* 44100: 2 = 25 to 50 SCLK, LRCK: Audio Clk / 4 (default)
|
|
* 88200: 3 = 50 to 100 SCLK, LRCK: Audio Clk / 2
|
|
*/
|
|
extern void audiohw_set_frequency(unsigned fsel);
|
|
extern void audiohw_enable_recording(bool source_mic);
|
|
extern void audiohw_disable_recording(void);
|
|
extern void audiohw_set_recvol(int left, int right, int type);
|
|
extern void audiohw_set_monitor(int enable);
|
|
|
|
#define UDA1380_ADDR 0x30
|
|
|
|
/* REG_0: Misc settings */
|
|
#define REG_0 0x00
|
|
#define EN_ADC (1 << 11) /* Enable ADC */
|
|
#define EN_DEC (1 << 10) /* Enable Decimator */
|
|
#define EN_DAC (1 << 9) /* Enable DAC */
|
|
#define EN_INT (1 << 8) /* Enable Interpolator */
|
|
#define ADC_CLK (1 << 5) /* ADC_CLK: WSPLL (1) SYSCLK (0) */
|
|
#define DAC_CLK (1 << 4) /* DAC_CLK: WSPLL (1) SYSCLK (0) */
|
|
|
|
/* SYSCLK freqency select */
|
|
#define SYSCLK_256FS (0 << 2)
|
|
#define SYSCLK_384FS (1 << 2)
|
|
#define SYSCLK_512FS (2 << 2)
|
|
#define SYSCLK_768FS (3 << 2)
|
|
|
|
/* WSPLL Input frequency range (kHz) */
|
|
#define WSPLL_625_125 (0 << 0) /* 6.25 - 12.5 */
|
|
#define WSPLL_125_25 (1 << 0) /* 12.5 - 25 */
|
|
#define WSPLL_25_50 (2 << 0) /* 25 - 50 */
|
|
#define WSPLL_50_100 (3 << 0) /* 50 - 100 */
|
|
|
|
|
|
/* REG_I2S: I2S settings */
|
|
#define REG_I2S 0x01
|
|
#define I2S_IFMT_IIS (0 << 8)
|
|
#define I2S_IFMT_LSB16 (1 << 8)
|
|
#define I2S_IFMT_LSB18 (2 << 8)
|
|
#define I2S_IFMT_LSB20 (3 << 8)
|
|
#define I2S_IFMT_MSB (5 << 8)
|
|
#define I2S_OFMT_IIS (0 << 0)
|
|
#define I2S_OFMT_LSB16 (1 << 0)
|
|
#define I2S_OFMT_LSB18 (2 << 0)
|
|
#define I2S_OFMT_LSB20 (3 << 0)
|
|
#define I2S_OFMT_LSB24 (4 << 0)
|
|
#define I2S_OFMT_MSB (5 << 0)
|
|
#define I2S_MODE_MASTER (1 << 4)
|
|
|
|
/* REG_PWR: Power control */
|
|
#define REG_PWR 0x02
|
|
#define PON_PLL (1 << 15) /* Power-on WSPLL */
|
|
#define PON_HP (1 << 13) /* Power-on Headphone driver */
|
|
#define PON_DAC (1 << 10) /* Power-on DAC */
|
|
#define PON_BIAS (1 << 8) /* Power-on BIAS for ADC, AVC, FSDAC */
|
|
#define EN_AVC (1 << 7) /* Enable analog mixer */
|
|
#define PON_AVC (1 << 6) /* Power-on analog mixer */
|
|
#define PON_LNA (1 << 4) /* Power-on LNA & SDC */
|
|
#define PON_PGAL (1 << 3) /* Power-on PGA left */
|
|
#define PON_ADCL (1 << 2) /* Power-on ADC left */
|
|
#define PON_PGAR (1 << 1) /* Power-on PGA right */
|
|
#define PON_ADCR (1 << 0) /* Power-on ADC right */
|
|
|
|
|
|
/* REG_AMIX: Analog mixer */
|
|
#define REG_AMIX 0x03
|
|
#define AMIX_LEFT(x) (((x) & 0x3f) << 8)
|
|
#define AMIX_RIGHT(x) (((x) & 0x3f) << 0)
|
|
|
|
/* REG_HP: Headphone amp */
|
|
#define REG_HP 0x04
|
|
|
|
/* REG_MV: Master Volume control */
|
|
#define REG_MASTER_VOL 0x10
|
|
|
|
#define MASTER_VOL_RIGHT(x) (((x) & 0xff) << 8)
|
|
#define MASTER_VOL_LEFT(x) (((x) & 0xff) << 0)
|
|
|
|
/* REG_MIX: Mixer volume control */
|
|
/* Channel 1 is from digital data from I2S */
|
|
/* Channel 2 is from decimation filter */
|
|
|
|
#define REG_MIX_VOL 0x11
|
|
#define MIX_VOL_CH_1(x) (((x) & 0xff) << 0)
|
|
#define MIX_VOL_CH_2(x) (((x) & 0xff) << 8)
|
|
|
|
/* REG_EQ: Bass boost and tremble */
|
|
#define REG_EQ 0x12
|
|
#define EQ_MODE_FLAT (0 << 14)
|
|
#define EQ_MODE_MIN (1 << 14)
|
|
#define EQ_MODE_MAX (3 << 14)
|
|
#define BASSL(x) (((x) & 0x1E) << 7)
|
|
#define BASSR(x) (((x) & 0x1E) >> 1)
|
|
#define TREBLEL(x) (((x) & 0x6) << 11)
|
|
#define TREBLER(x) (((x) & 0x6) << 3)
|
|
#define BASS_MASK 0x0F0F
|
|
#define TREBLE_MASK 0x3030
|
|
|
|
/* REG_MUTE: Master Mute, silence detector and oversampling */
|
|
#define REG_MUTE 0x13
|
|
#define MUTE_MASTER (1 << 14) /* Master Mute (soft) */
|
|
#define MUTE_CH2 (1 << 11) /* Channel 2 mute */
|
|
#define MUTE_CH1 (1 << 3) /* Channel 1 mute */
|
|
#define DE_EMPHASIS_NONE (0 << 8) /* no de-emphasis */
|
|
#define DE_EMPHASIS_32kHz (1 << 8) /* 32 kHz */
|
|
#define DE_EMPHASIS_44kHz (2 << 8) /* 44.1 kHz */
|
|
#define DE_EMPHASIS_48kHz (3 << 8) /* 48 kHz */
|
|
#define DE_EMPHASIS_96kHz (4 << 8) /* 96 kHz */
|
|
|
|
/* REG_MIX_CTL: Mixer, silence detector and oversampling settings */
|
|
#define REG_MIX_CTL 0x14
|
|
#define DAC_INVERT (1 << 15) /* invert DAC polarity */
|
|
#define MIX_CTL_SEL_NS (1 << 14) /* 0 = 3rd, 1 = 5th order */
|
|
#define MIX_CTL_MIX_POS (1 << 13) /* MIX MODE bit MIX POS */
|
|
#define MIX_CTL_MIX (1 << 12) /* MIX MODE bit MIX */
|
|
#define MIX_MODE(x) (((x) & 0x3) << 12) /* Mixer mode: See table 48 */
|
|
#define SILENCE_MODE (1 << 7) /* force silence output */
|
|
#define SILENCE_DET_ON (1 << 6) /* enable silence detection */
|
|
#define SILENCE_DET(x) (((x) & 0x3) << 4) /* silence detection value */
|
|
#define SILENCE_DET_3200 (0 << 4) /* 3200 samples */
|
|
#define SILENCE_DET_4800 (1 << 4) /* 4800 samples */
|
|
#define SILENCE_DET_9600 (2 << 4) /* 9600 samples */
|
|
#define SILENCE_DET_19200 (3 << 4) /* 19200 samples */
|
|
#define OVERSAMPLE_MODE(x) (((x) & 0x3) << 0) /* oversampling mode */
|
|
|
|
/* REG_DEC_VOL: Decimator (ADC) volume control */
|
|
#define REG_DEC_VOL 0x20
|
|
#define DEC_VOLL(x) (((x) & 0xff) << 8)
|
|
#define DEC_VOLR(x) (((x) & 0xff) << 0)
|
|
|
|
/* REG_PGA: PGA settings and mute */
|
|
#define REG_PGA 0x21
|
|
#define MUTE_ADC (1 << 15) /* Mute ADC */
|
|
#define PGA_GAINR(x) (((x) & 0xF) << 8)
|
|
#define PGA_GAINL(x) (((x) & 0xF) << 0)
|
|
#define PGA_GAIN_MASK 0x0F0F
|
|
|
|
/* REG_ADC: */
|
|
#define REG_ADC 0x22
|
|
#define ADC_INVERT (1 << 12) /* invert ADC polarity */
|
|
#define VGA_GAIN(x) (((x) & 0xF) << 8)
|
|
#define VGA_GAIN_MASK 0x0F00
|
|
#define SEL_LNA (1 << 3)
|
|
#define SEL_MIC (1 << 2)
|
|
#define SKIP_DCFIL (1 << 1)
|
|
#define EN_DCFIL (1 << 0)
|
|
|
|
/* REG_AGC: Attack / Gain */
|
|
#define REG_AGC 0x23
|
|
|
|
#endif /* _UDA_1380_H */
|