d0af7f9601
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@25632 a1c6a512-1295-4272-9138-f99709370657
80 lines
2.7 KiB
C
80 lines
2.7 KiB
C
/***************************************************************************
|
|
* __________ __ ___.
|
|
* Open \______ \ ____ ____ | | _\_ |__ _______ ___
|
|
* Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ /
|
|
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
|
|
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
|
|
* \/ \/ \/ \/ \/
|
|
* $Id$
|
|
*
|
|
* Copyright (C) 2007 by Greg White
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation; either version 2
|
|
* of the License, or (at your option) any later version.
|
|
*
|
|
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
|
|
* KIND, either express or implied.
|
|
*
|
|
****************************************************************************/
|
|
#ifndef SYSTEM_TARGET_H
|
|
#define SYSTEM_TARGET_H
|
|
|
|
#include "system-arm.h"
|
|
#include "mmu-arm.h"
|
|
|
|
/* NB: These values must match the register settings in s3c2440/crt0.S */
|
|
|
|
#ifdef GIGABEAT_F
|
|
#define CPUFREQ_DEFAULT 98784000
|
|
#define CPUFREQ_NORMAL 98784000
|
|
#define CPUFREQ_MAX 296352000
|
|
|
|
/* Uses 1:3:6 */
|
|
#define FCLK CPUFREQ_MAX
|
|
#define HCLK (FCLK/3) /* = 98,784,000 */
|
|
#define PCLK (HCLK/2) /* = 49,392,000 */
|
|
|
|
#ifdef BOOTLOADER
|
|
/* All addresses within rockbox are in IRAM in the bootloader so
|
|
are therefore uncached */
|
|
#define UNCACHED_ADDR(a) (a)
|
|
#else /* !BOOTLOADER */
|
|
#define UNCACHED_BASE_ADDR 0x30000000
|
|
#define UNCACHED_ADDR(a) ((typeof(a))((unsigned int)(a) | UNCACHED_BASE_ADDR ))
|
|
#endif /* BOOTLOADER */
|
|
|
|
#elif defined(MINI2440)
|
|
|
|
/* Uses 1:4:8 */
|
|
#define FCLK 406000000
|
|
#define HCLK (FCLK/4) /* = 101,250,000 */
|
|
#define PCLK (HCLK/2) /* = 50,625,000 */
|
|
|
|
#define CPUFREQ_DEFAULT FCLK /* 406 MHz */
|
|
#define CPUFREQ_NORMAL (FCLK/4)/* 101.25 MHz */
|
|
#define CPUFREQ_MAX FCLK /* 406 MHz */
|
|
|
|
#define UNCACHED_BASE_ADDR 0x30000000
|
|
#define UNCACHED_ADDR(a) ((typeof(a))((unsigned int)(a) | UNCACHED_BASE_ADDR ))
|
|
|
|
#else
|
|
#error Unknown target
|
|
#endif
|
|
|
|
|
|
void system_prepare_fw_start(void);
|
|
void tick_stop(void);
|
|
|
|
/* Functions to set and clear register bits atomically */
|
|
|
|
/* Set and clear register bits */
|
|
void s3c_regmod32(volatile unsigned long *reg, unsigned long bits,
|
|
unsigned long mask);
|
|
/* Set register bits */
|
|
void s3c_regset32(volatile unsigned long *reg, unsigned long bits);
|
|
/* Clear register bits */
|
|
void s3c_regclr32(volatile unsigned long *reg, unsigned long bits);
|
|
|
|
#endif /* SYSTEM_TARGET_H */
|