Nyaaori/rockbox
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity
34608 commits 17 branches 142 tags 291 MiB
Commit graph

9 commits

Author SHA1 Message Date
Solomon Peachy
1aee168398 jz4760: Pull non-PLL init out of pll0_init() code. 
So it only gets called once, at system startup.

Change-Id: I4c191519009e80dfb118065391295c88a014d25a
 2020-08-28 10:41:41 -04:00
Solomon Peachy
f4bf27c26e jz4760: fix the new udelay() to use _micro_seconds, not milliseconds 
Change-Id: I4877b1c8e4a95259b5ade126e28458b65fbd3c4b
 2020-08-26 11:56:04 -04:00
Solomon Peachy
63ef81de31 jz4760: Give each SD interface its own DMA channel, semaphore, and mutex 
* Allows both SD interfaces to have requests in flight simultaneously
 * Fixed a deadlock in the hotswap code
 * Ensure TX DMA is idle before initiating a request (bug due to a typo)

Change-Id: I988fa29df5f8e41fc6bbdcc517db89842003b34d
 2020-08-25 12:16:33 +00:00
Solomon Peachy
a9ac2d0ba3 jz4760: Use HW timer for more a more accurate udelay() 
(More specifically, use the SoC's "OS Timer", slaved to the main XTAL so
 it doesn't matter how the main CPU is clocked)

Change-Id: I799561ac823ff7f659a05144cf03b6a13d57ea7b
 2020-08-12 23:03:33 -04:00
Solomon Peachy
eb0e41c1cc jz4760: Support dynamic reclocking! 
default/low speed is 192 MHz, Max is 576

Downclock PCLK/MCLK/etc to 96MHz to save a bit of juice

Honestly the high speed could be dialed down to, eg 384
as this thing is so bloody fast..

Change-Id: Ie65597c74290f1603e65f69dae8e75b59c8ba0b4
 2020-08-07 11:42:45 -04:00
Solomon Peachy
62146ed735 jz4760: Fixes in PLL calculation and reporting 
Change-Id: I890c661fbff549de5a224d90e3fbda34c71b3a7e
 2020-08-07 11:42:45 -04:00
Solomon Peachy
e0bb30a1bd xduoox3: Set PLL0 to 480MHz, not 492. 
PLL0 Needs to be a multiple of 48MHz for sane USB operation!

(Indeed, "typical" clock for this part is 528, but that seems a
 waste of power)

Also fixes a minor bugaboo in the jz4670 usb divisor calculation
that won't matter until we enable reclocking

Change-Id: I40b1fd1ae48871e50885981ccc8b01feb711b9a5
 2020-08-07 03:44:01 +00:00
Solomon Peachy
f554c78734 jz4760: Don't enable PLL1 until we need audio. 
Change-Id: I6320ee9ac809da93c80e571d45f01e22c5bd1c40
 2020-08-07 03:43:43 +00:00
Solomon Peachy
0662793ca0 Add cleaned-up xDuoo X3 support 
Cleaned up, rebased, and forward-ported from the xvortex fork.

(original credit to vsoftster@gmail.com)

Change-Id: Ibcc023a0271ea81e901450a88317708c2683236d
Signed-off-by: Solomon Peachy <pizza@shaftnet.org>
 2018-07-28 10:56:31 -04:00