cleanup audiohw_set_frequency by adding it to audiohw.h and removing it from all driver .h files
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@19806 a1c6a512-1295-4272-9138-f99709370657
This commit is contained in:
parent
9f08068ecf
commit
ad6b6d764b
9 changed files with 2 additions and 31 deletions
|
@ -26,7 +26,6 @@ extern int tenthdb2master(int db);
|
|||
|
||||
extern void audiohw_set_master_vol(int vol_l, int vol_r);
|
||||
extern void audiohw_set_lineout_vol(int vol_l, int vol_r);
|
||||
extern void audiohw_set_frequency(int fsel);
|
||||
|
||||
/* Register Descriptions */
|
||||
#define AS3514_LINE_OUT_R 0x00
|
||||
|
|
|
@ -248,6 +248,8 @@ void audiohw_set_bass_cutoff(int val);
|
|||
void audiohw_set_treble_cutoff(int val);
|
||||
#endif
|
||||
|
||||
void audiohw_set_frequency(int fsel);
|
||||
|
||||
#ifdef HAVE_RECORDING
|
||||
|
||||
/**
|
||||
|
|
|
@ -28,17 +28,6 @@
|
|||
extern int tenthdb2master(int db);
|
||||
|
||||
/*** definitions ***/
|
||||
|
||||
/**
|
||||
* Sets internal sample rate for DAC and ADC relative to MCLK
|
||||
* Selection for frequency:
|
||||
* Fs: tlv: with:
|
||||
* 11025: 0 = MCLK/2 MCLK/2 SCLK, LRCK: Audio Clk / 16
|
||||
* 22050: 0 = MCLK/2 MCLK SCLK, LRCK: Audio Clk / 8
|
||||
* 44100: 1 = MCLK MCLK SCLK, LRCK: Audio Clk / 4 (default)
|
||||
* 88200: 2 = MCLK*2 MCLK SCLK, LRCK: Audio Clk / 2
|
||||
*/
|
||||
extern void audiohw_set_frequency(int fsel);
|
||||
extern void audiohw_set_headphone_vol(int vol_l, int vol_r);
|
||||
|
||||
#define HEADPHONE_MUTE 0x30 /* 0110000 = -73db */
|
||||
|
|
|
@ -34,20 +34,6 @@ extern int tenthdb2mixer(int db);
|
|||
extern void audiohw_set_master_vol(int vol_l, int vol_r);
|
||||
extern void audiohw_set_mixer_vol(int channel1, int channel2);
|
||||
|
||||
/**
|
||||
* Sets frequency settings for DAC and ADC relative to MCLK
|
||||
* For Coldfire IIS dividers, 11.2896MHz, codec as slave with
|
||||
* PLL enabled.
|
||||
*
|
||||
* Selection for frequency ranges:
|
||||
* Fs: range: with:
|
||||
* 11025: 0 = 6.25 to 12.5 SCLK, LRCK: Audio Clk / 16
|
||||
* 22050: 1 = 12.5 to 25 SCLK, LRCK: Audio Clk / 8
|
||||
* 44100: 2 = 25 to 50 SCLK, LRCK: Audio Clk / 4 (default)
|
||||
* 88200: 3 = 50 to 100 SCLK, LRCK: Audio Clk / 2
|
||||
*/
|
||||
extern void audiohw_set_frequency(int fsel);
|
||||
|
||||
#define UDA1380_ADDR 0x30
|
||||
|
||||
/* REG_0: Misc settings */
|
||||
|
|
|
@ -31,7 +31,6 @@
|
|||
extern int tenthdb2master(int db);
|
||||
|
||||
extern void audiohw_set_master_vol(int vol_l, int vol_r);
|
||||
extern void audiohw_set_frequency(int fsel);
|
||||
|
||||
/* Common register bits */
|
||||
#ifdef HAVE_WM8731
|
||||
|
|
|
@ -31,7 +31,6 @@ extern int tenthdb2master(int db);
|
|||
|
||||
extern void audiohw_set_master_vol(int vol_l, int vol_r);
|
||||
extern void audiohw_set_lineout_vol(int vol_l, int vol_r);
|
||||
extern void audiohw_set_frequency(int fsel);
|
||||
|
||||
/* Register addresses and bits */
|
||||
#define OUTPUT_MUTED 0x2f
|
||||
|
|
|
@ -34,7 +34,6 @@ extern int tenthdb2mixer(int db);
|
|||
extern void audiohw_set_master_vol(int vol_l, int vol_r);
|
||||
extern void audiohw_set_lineout_vol(int vol_l, int vol_r);
|
||||
extern void audiohw_set_mixer_vol(int channel1, int channel2);
|
||||
extern void audiohw_set_frequency(int fsel);
|
||||
|
||||
#define RESET 0x00
|
||||
#define RESET_RESET 0x0
|
||||
|
|
|
@ -32,7 +32,6 @@ extern int tenthdb2master(int db);
|
|||
|
||||
extern void audiohw_set_master_vol(int vol_l, int vol_r);
|
||||
extern void audiohw_set_lineout_vol(int vol_l, int vol_r);
|
||||
extern void audiohw_set_frequency(int fsel);
|
||||
|
||||
/* Register addresses and bits */
|
||||
|
||||
|
|
|
@ -28,7 +28,6 @@
|
|||
|
||||
int tenthdb2master(int db);
|
||||
void audiohw_set_headphone_vol(int vol_l, int vol_r);
|
||||
void audiohw_set_frequency(int fsel);
|
||||
void audiohw_set_recsrc(int source, bool recording);
|
||||
|
||||
void wmc_set(unsigned int reg, unsigned int bits);
|
||||
|
|
Loading…
Reference in a new issue