Read/write Nano2G FTL/NAND driver by Michael Sparmann (FS#10633).
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@22918 a1c6a512-1295-4272-9138-f99709370657
This commit is contained in:
Dave Chapman
parent
61dc1c507c
commit
a7ea270e9c
7 changed files with 2288 additions and 9 deletions
|
|
@ -1330,6 +1330,8 @@ target/arm/s5l8700/ipodnano2g/lcd-nano2g.c
|
||||||
target/arm/s5l8700/ipodnano2g/powermgmt-nano2g.c
|
target/arm/s5l8700/ipodnano2g/powermgmt-nano2g.c
|
||||||
target/arm/s5l8700/ipodnano2g/power-nano2g.c
|
target/arm/s5l8700/ipodnano2g/power-nano2g.c
|
||||||
target/arm/s5l8700/ipodnano2g/audio-nano2g.c
|
target/arm/s5l8700/ipodnano2g/audio-nano2g.c
|
||||||
|
target/arm/s5l8700/ipodnano2g/ftl-nano2g.c
|
||||||
|
target/arm/s5l8700/ipodnano2g/nand-nano2g.c
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
#ifndef SIMULATOR
|
#ifndef SIMULATOR
|
||||||
|
|
|
||||||
|
|
@ -58,6 +58,9 @@
|
||||||
|
|
||||||
#define CONFIG_NAND NAND_SAMSUNG
|
#define CONFIG_NAND NAND_SAMSUNG
|
||||||
|
|
||||||
|
/* The NAND flash has 2048-byte sectors, and is our only storage */
|
||||||
|
#define SECTOR_SIZE 2048
|
||||||
|
|
||||||
/* LCD dimensions */
|
/* LCD dimensions */
|
||||||
#define LCD_WIDTH 176
|
#define LCD_WIDTH 176
|
||||||
#define LCD_HEIGHT 132
|
#define LCD_HEIGHT 132
|
||||||
|
|
|
||||||
|
|
@ -18,15 +18,17 @@
|
||||||
* KIND, either express or implied.
|
* KIND, either express or implied.
|
||||||
*
|
*
|
||||||
****************************************************************************/
|
****************************************************************************/
|
||||||
#include "nand.h"
|
#include "config.h"
|
||||||
#include "ata_idle_notify.h"
|
#include "ata_idle_notify.h"
|
||||||
#include "system.h"
|
#include "system.h"
|
||||||
#include <string.h>
|
#include <string.h>
|
||||||
#include "thread.h"
|
#include "thread.h"
|
||||||
#include "led.h"
|
#include "led.h"
|
||||||
#include "disk.h"
|
#include "disk.h"
|
||||||
|
#include "storage.h"
|
||||||
#include "panic.h"
|
#include "panic.h"
|
||||||
#include "usb.h"
|
#include "usb.h"
|
||||||
|
#include "ftl-target.h"
|
||||||
|
|
||||||
/* for compatibility */
|
/* for compatibility */
|
||||||
long last_disk_activity = -1;
|
long last_disk_activity = -1;
|
||||||
|
|
@ -47,19 +49,13 @@ void nand_led(bool onoff)
|
||||||
int nand_read_sectors(IF_MD2(int drive,) unsigned long start, int incount,
|
int nand_read_sectors(IF_MD2(int drive,) unsigned long start, int incount,
|
||||||
void* inbuf)
|
void* inbuf)
|
||||||
{
|
{
|
||||||
(void)start;
|
return ftl_read(start, incount, inbuf);
|
||||||
(void)incount;
|
|
||||||
(void)inbuf;
|
|
||||||
return 0;
|
|
||||||
}
|
}
|
||||||
|
|
||||||
int nand_write_sectors(IF_MD2(int drive,) unsigned long start, int count,
|
int nand_write_sectors(IF_MD2(int drive,) unsigned long start, int count,
|
||||||
const void* outbuf)
|
const void* outbuf)
|
||||||
{
|
{
|
||||||
(void)start;
|
return ftl_write(start, count, outbuf);
|
||||||
(void)count;
|
|
||||||
(void)outbuf;
|
|
||||||
return 0;
|
|
||||||
}
|
}
|
||||||
|
|
||||||
void nand_spindown(int seconds)
|
void nand_spindown(int seconds)
|
||||||
|
|
@ -92,6 +88,8 @@ long nand_last_disk_activity(void)
|
||||||
|
|
||||||
int nand_init(void)
|
int nand_init(void)
|
||||||
{
|
{
|
||||||
|
if (ftl_init()) return 1;
|
||||||
|
|
||||||
initialized = true;
|
initialized = true;
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
|
|
|
||||||
1789
firmware/target/arm/s5l8700/ipodnano2g/ftl-nano2g.c
Normal file
1789
firmware/target/arm/s5l8700/ipodnano2g/ftl-nano2g.c
Normal file
File diff suppressed because it is too large
Load diff
34
firmware/target/arm/s5l8700/ipodnano2g/ftl-target.h
Normal file
34
firmware/target/arm/s5l8700/ipodnano2g/ftl-target.h
Normal file
|
|
@ -0,0 +1,34 @@
|
||||||
|
/***************************************************************************
|
||||||
|
* __________ __ ___.
|
||||||
|
* Open \______ \ ____ ____ | | _\_ |__ _______ ___
|
||||||
|
* Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ /
|
||||||
|
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
|
||||||
|
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
|
||||||
|
* \/ \/ \/ \/ \/
|
||||||
|
* $Id$
|
||||||
|
*
|
||||||
|
* Copyright (C) 2009 by Michael Sparmann
|
||||||
|
*
|
||||||
|
* This program is free software; you can redistribute it and/or
|
||||||
|
* modify it under the terms of the GNU General Public License
|
||||||
|
* as published by the Free Software Foundation; either version 2
|
||||||
|
* of the License, or (at your option) any later version.
|
||||||
|
*
|
||||||
|
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
|
||||||
|
* KIND, either express or implied.
|
||||||
|
*
|
||||||
|
****************************************************************************/
|
||||||
|
|
||||||
|
#ifndef __FTL_H__
|
||||||
|
#define __FTL_H__
|
||||||
|
|
||||||
|
#include "config.h"
|
||||||
|
#include "inttypes.h"
|
||||||
|
|
||||||
|
uint32_t ftl_init(void);
|
||||||
|
uint32_t ftl_read(uint32_t sector, uint32_t count, void* buffer);
|
||||||
|
uint32_t ftl_write(uint32_t sector, uint32_t count, const void* buffer);
|
||||||
|
uint32_t ftl_sync(void);
|
||||||
|
|
||||||
|
|
||||||
|
#endif
|
||||||
399
firmware/target/arm/s5l8700/ipodnano2g/nand-nano2g.c
Normal file
399
firmware/target/arm/s5l8700/ipodnano2g/nand-nano2g.c
Normal file
|
|
@ -0,0 +1,399 @@
|
||||||
|
/***************************************************************************
|
||||||
|
* __________ __ ___.
|
||||||
|
* Open \______ \ ____ ____ | | _\_ |__ _______ ___
|
||||||
|
* Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ /
|
||||||
|
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
|
||||||
|
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
|
||||||
|
* \/ \/ \/ \/ \/
|
||||||
|
* $Id$
|
||||||
|
*
|
||||||
|
* Copyright (C) 2009 by Michael Sparmann
|
||||||
|
*
|
||||||
|
* This program is free software; you can redistribute it and/or
|
||||||
|
* modify it under the terms of the GNU General Public License
|
||||||
|
* as published by the Free Software Foundation; either version 2
|
||||||
|
* of the License, or (at your option) any later version.
|
||||||
|
*
|
||||||
|
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
|
||||||
|
* KIND, either express or implied.
|
||||||
|
*
|
||||||
|
****************************************************************************/
|
||||||
|
|
||||||
|
|
||||||
|
#include "config.h"
|
||||||
|
#include "system.h"
|
||||||
|
#include "cpu.h"
|
||||||
|
#include "inttypes.h"
|
||||||
|
#include "nand-target.h"
|
||||||
|
#include <string.h>
|
||||||
|
|
||||||
|
|
||||||
|
#define NAND_CMD_READ 0x00
|
||||||
|
#define NAND_CMD_PROGCNFRM 0x10
|
||||||
|
#define NAND_CMD_READ2 0x30
|
||||||
|
#define NAND_CMD_BLOCKERASE 0x60
|
||||||
|
#define NAND_CMD_GET_STATUS 0x70
|
||||||
|
#define NAND_CMD_PROGRAM 0x80
|
||||||
|
#define NAND_CMD_ERASECNFRM 0xD0
|
||||||
|
#define NAND_CMD_RESET 0xFF
|
||||||
|
|
||||||
|
#define NAND_STATUS_READY 0x40
|
||||||
|
|
||||||
|
#define NAND_DEVICEINFOTABLE_ENTRIES 33
|
||||||
|
|
||||||
|
static const struct nand_device_info_type nand_deviceinfotable[] =
|
||||||
|
{
|
||||||
|
{0x1580F1EC, 1024, 968, 0x40, 6, 2, 1, 2, 1},
|
||||||
|
{0x1580DAEC, 2048, 1936, 0x40, 6, 2, 1, 2, 1},
|
||||||
|
{0x15C1DAEC, 2048, 1936, 0x40, 6, 2, 1, 2, 1},
|
||||||
|
{0x1510DCEC, 4096, 3872, 0x40, 6, 2, 1, 2, 1},
|
||||||
|
{0x95C1DCEC, 4096, 3872, 0x40, 6, 2, 1, 2, 1},
|
||||||
|
{0x2514DCEC, 2048, 1936, 0x80, 7, 2, 1, 2, 1},
|
||||||
|
{0x2514D3EC, 4096, 3872, 0x80, 7, 2, 1, 2, 1},
|
||||||
|
{0x2555D3EC, 4096, 3872, 0x80, 7, 2, 1, 2, 1},
|
||||||
|
{0x2555D5EC, 8192, 7744, 0x80, 7, 2, 1, 2, 1},
|
||||||
|
{0x2585D3AD, 4096, 3872, 0x80, 7, 3, 2, 3, 2},
|
||||||
|
{0x9580DCAD, 4096, 3872, 0x40, 6, 3, 2, 3, 2},
|
||||||
|
{0xA514D3AD, 4096, 3872, 0x80, 7, 3, 2, 3, 2},
|
||||||
|
{0xA550D3AD, 4096, 3872, 0x80, 7, 3, 2, 3, 2},
|
||||||
|
{0xA560D5AD, 4096, 3872, 0x80, 7, 3, 2, 3, 2},
|
||||||
|
{0xA555D5AD, 8192, 7744, 0x80, 7, 3, 2, 3, 2},
|
||||||
|
{0xA585D598, 8320, 7744, 0x80, 7, 3, 1, 2, 1},
|
||||||
|
{0xA584D398, 4160, 3872, 0x80, 7, 3, 1, 2, 1},
|
||||||
|
{0x95D1D32C, 8192, 7744, 0x40, 6, 2, 1, 2, 1},
|
||||||
|
{0x1580DC2C, 4096, 3872, 0x40, 6, 2, 1, 2, 1},
|
||||||
|
{0x15C1D32C, 8192, 7744, 0x40, 6, 2, 1, 2, 1},
|
||||||
|
{0x9590DC2C, 4096, 3872, 0x40, 6, 2, 1, 2, 1},
|
||||||
|
{0xA594D32C, 4096, 3872, 0x80, 7, 2, 1, 2, 1},
|
||||||
|
{0x2584DC2C, 2048, 1936, 0x80, 7, 2, 1, 2, 1},
|
||||||
|
{0xA5D5D52C, 8192, 7744, 0x80, 7, 3, 2, 2, 1},
|
||||||
|
{0x95D1D389, 8192, 7744, 0x40, 6, 2, 1, 2, 1},
|
||||||
|
{0x1580DC89, 4096, 3872, 0x40, 6, 2, 1, 2, 1},
|
||||||
|
{0x15C1D389, 8192, 7744, 0x40, 6, 2, 1, 2, 1},
|
||||||
|
{0x9590DC89, 4096, 3872, 0x40, 6, 2, 1, 2, 1},
|
||||||
|
{0xA594D389, 4096, 3872, 0x80, 7, 2, 1, 2, 1},
|
||||||
|
{0x2584DC89, 2048, 1936, 0x80, 7, 2, 1, 2, 1},
|
||||||
|
{0xA5D5D589, 8192, 7744, 0x80, 7, 2, 1, 2, 1},
|
||||||
|
{0xA514D320, 4096, 3872, 0x80, 7, 2, 1, 2, 1},
|
||||||
|
{0xA555D520, 8192, 3872, 0x80, 7, 2, 1, 2, 1}
|
||||||
|
};
|
||||||
|
|
||||||
|
uint8_t nand_tunk1[4];
|
||||||
|
uint8_t nand_twp[4];
|
||||||
|
uint8_t nand_tunk2[4];
|
||||||
|
uint8_t nand_tunk3[4];
|
||||||
|
uint32_t nand_type[4];
|
||||||
|
|
||||||
|
static uint8_t nand_aligned_data[0x800] __attribute__((aligned(32)));
|
||||||
|
static uint8_t nand_aligned_ctrl[0x200] __attribute__((aligned(32)));
|
||||||
|
static uint8_t nand_aligned_spare[0x40] __attribute__((aligned(32)));
|
||||||
|
static uint8_t nand_aligned_ecc[0x28] __attribute__((aligned(32)));
|
||||||
|
#define nand_uncached_data \
|
||||||
|
((uint8_t*)(((uint32_t)nand_aligned_data) | 0x40000000))
|
||||||
|
#define nand_uncached_ctrl \
|
||||||
|
((uint8_t*)(((uint32_t)nand_aligned_ctrl) | 0x40000000))
|
||||||
|
#define nand_uncached_spare \
|
||||||
|
((uint8_t*)(((uint32_t)nand_aligned_spare) | 0x40000000))
|
||||||
|
#define nand_uncached_ecc \
|
||||||
|
((uint8_t*)(((uint32_t)nand_aligned_ecc) | 0x40000000))
|
||||||
|
|
||||||
|
|
||||||
|
uint32_t nand_wait_rbbdone(void)
|
||||||
|
{
|
||||||
|
uint32_t timeout = 0x40000;
|
||||||
|
while ((FMCSTAT & FMCSTAT_RBBDONE) == 0) if (timeout-- == 0) return 1;
|
||||||
|
FMCSTAT = FMCSTAT_RBBDONE;
|
||||||
|
return 0;
|
||||||
|
}
|
||||||
|
|
||||||
|
uint32_t nand_wait_cmddone(void)
|
||||||
|
{
|
||||||
|
uint32_t timeout = 0x40000;
|
||||||
|
while ((FMCSTAT & FMCSTAT_CMDDONE) == 0) if (timeout-- == 0) return 1;
|
||||||
|
FMCSTAT = FMCSTAT_CMDDONE;
|
||||||
|
return 0;
|
||||||
|
}
|
||||||
|
|
||||||
|
uint32_t nand_wait_addrdone(void)
|
||||||
|
{
|
||||||
|
uint32_t timeout = 0x40000;
|
||||||
|
while ((FMCSTAT & FMCSTAT_ADDRDONE) == 0) if (timeout-- == 0) return 1;
|
||||||
|
FMCSTAT = FMCSTAT_ADDRDONE;
|
||||||
|
return 0;
|
||||||
|
}
|
||||||
|
|
||||||
|
uint32_t nand_wait_chip_ready(uint32_t bank)
|
||||||
|
{
|
||||||
|
uint32_t timeout = 0x40000;
|
||||||
|
while ((FMCSTAT & (FMCSTAT_BANK0READY << bank)) == 0)
|
||||||
|
if (timeout-- == 0) return 1;
|
||||||
|
FMCSTAT = (FMCSTAT_BANK0READY << bank);
|
||||||
|
return 0;
|
||||||
|
}
|
||||||
|
|
||||||
|
void nand_set_fmctrl0(uint32_t bank, uint32_t flags)
|
||||||
|
{
|
||||||
|
FMCTRL0 = (nand_tunk1[bank] << 16) | (nand_twp[bank] << 12)
|
||||||
|
| (1 << 11) | 1 | (1 << (bank + 1)) | flags;
|
||||||
|
}
|
||||||
|
|
||||||
|
uint32_t nand_send_cmd(uint32_t cmd)
|
||||||
|
{
|
||||||
|
FMCMD = cmd;
|
||||||
|
return nand_wait_rbbdone();
|
||||||
|
}
|
||||||
|
|
||||||
|
uint32_t nand_send_address(uint32_t page, uint32_t offset)
|
||||||
|
{
|
||||||
|
FMANUM = 4;
|
||||||
|
FMADDR0 = (page << 16) | offset;
|
||||||
|
FMADDR1 = (page >> 16) & 0xFF;
|
||||||
|
FMCTRL1 = FMCTRL1_DOTRANSADDR;
|
||||||
|
return nand_wait_cmddone();
|
||||||
|
}
|
||||||
|
|
||||||
|
uint32_t nand_reset(uint32_t bank)
|
||||||
|
{
|
||||||
|
nand_set_fmctrl0(bank, 0);
|
||||||
|
if (nand_send_cmd(NAND_CMD_RESET) != 0) return 1;
|
||||||
|
if (nand_wait_chip_ready(bank) != 0) return 1;
|
||||||
|
FMCTRL1 = FMCTRL1_CLEARRFIFO | FMCTRL1_CLEARWFIFO;
|
||||||
|
return 0;
|
||||||
|
}
|
||||||
|
|
||||||
|
uint32_t nand_wait_status_ready(uint32_t bank)
|
||||||
|
{
|
||||||
|
uint32_t timeout = 0x4000;
|
||||||
|
nand_set_fmctrl0(bank, 0);
|
||||||
|
if ((FMCSTAT & (FMCSTAT_BANK0READY << bank)) != 0)
|
||||||
|
FMCSTAT = (FMCSTAT_BANK0READY << bank);
|
||||||
|
FMCTRL1 = FMCTRL1_CLEARRFIFO | FMCTRL1_CLEARWFIFO;
|
||||||
|
if (nand_send_cmd(NAND_CMD_GET_STATUS) != 0) return 1;
|
||||||
|
while (1)
|
||||||
|
{
|
||||||
|
if (timeout-- == 0) return 1;
|
||||||
|
FMDNUM = 0;
|
||||||
|
FMCTRL1 = FMCTRL1_DOREADDATA;
|
||||||
|
if (nand_wait_addrdone() != 0) return 1;
|
||||||
|
if ((FMFIFO & NAND_STATUS_READY) != 0) break;
|
||||||
|
FMCTRL1 = FMCTRL1_CLEARRFIFO;
|
||||||
|
}
|
||||||
|
FMCTRL1 = FMCTRL1_CLEARRFIFO;
|
||||||
|
return nand_send_cmd(NAND_CMD_READ);
|
||||||
|
}
|
||||||
|
|
||||||
|
uint32_t nand_transfer_data(uint32_t bank, uint32_t direction,
|
||||||
|
void* buffer, uint32_t size)
|
||||||
|
{
|
||||||
|
uint32_t timeout = 0x40000;
|
||||||
|
nand_set_fmctrl0(bank, FMCTRL0_ENABLEDMA);
|
||||||
|
FMDNUM = size - 1;
|
||||||
|
FMCTRL1 = FMCTRL1_DOREADDATA << direction;
|
||||||
|
DMACON3 = (2 << DMACON_DEVICE_SHIFT)
|
||||||
|
| (direction << DMACON_DIRECTION_SHIFT)
|
||||||
|
| (2 << DMACON_DATA_SIZE_SHIFT)
|
||||||
|
| (3 << DMACON_BURST_LEN_SHIFT);
|
||||||
|
while ((DMAALLST & DMAALLST_CHAN3_MASK) != 0)
|
||||||
|
DMACOM3 = DMACOM_CLEARBOTHDONE;
|
||||||
|
DMABASE3 = (uint32_t)buffer;
|
||||||
|
DMATCNT3 = (size >> 4) - 1;
|
||||||
|
DMACOM3 = 4;
|
||||||
|
while ((DMAALLST & DMAALLST_DMABUSY3) != 0)
|
||||||
|
if (timeout-- == 0) return 1;
|
||||||
|
if (nand_wait_addrdone() != 0) return 1;
|
||||||
|
if (direction == 0) FMCTRL1 = FMCTRL1_CLEARRFIFO | FMCTRL1_CLEARWFIFO;
|
||||||
|
return 0;
|
||||||
|
}
|
||||||
|
|
||||||
|
uint32_t ecc_decode(uint32_t size, void* databuffer, void* sparebuffer)
|
||||||
|
{
|
||||||
|
uint32_t timeout = 0x40000;
|
||||||
|
ECC_INT_CLR = 1;
|
||||||
|
SRCPND = INTMSK_ECC;
|
||||||
|
ECC_UNK1 = size;
|
||||||
|
ECC_DATA_PTR = (uint32_t)databuffer;
|
||||||
|
ECC_SPARE_PTR = (uint32_t)sparebuffer;
|
||||||
|
ECC_CTRL = ECCCTRL_STARTDECODING;
|
||||||
|
while ((SRCPND & INTMSK_ECC) == 0) if (timeout-- == 0) return 1;
|
||||||
|
ECC_INT_CLR = 1;
|
||||||
|
SRCPND = INTMSK_ECC;
|
||||||
|
return ECC_RESULT;
|
||||||
|
}
|
||||||
|
|
||||||
|
uint32_t ecc_encode(uint32_t size, void* databuffer, void* sparebuffer)
|
||||||
|
{
|
||||||
|
uint32_t timeout = 0x40000;
|
||||||
|
ECC_INT_CLR = 1;
|
||||||
|
SRCPND = INTMSK_ECC;
|
||||||
|
ECC_UNK1 = size;
|
||||||
|
ECC_DATA_PTR = (uint32_t)databuffer;
|
||||||
|
ECC_SPARE_PTR = (uint32_t)sparebuffer;
|
||||||
|
ECC_CTRL = ECCCTRL_STARTENCODING;
|
||||||
|
while ((SRCPND & INTMSK_ECC) == 0) if (timeout-- == 0) return 1;
|
||||||
|
ECC_INT_CLR = 1;
|
||||||
|
SRCPND = INTMSK_ECC;
|
||||||
|
return 0;
|
||||||
|
}
|
||||||
|
|
||||||
|
uint32_t nand_check_empty(uint8_t* buffer)
|
||||||
|
{
|
||||||
|
uint32_t i, count;
|
||||||
|
count = 0;
|
||||||
|
for (i = 0; i < 0x40; i++) if (buffer[i] != 0xFF) count++;
|
||||||
|
if (count < 2) return 1;
|
||||||
|
return 0;
|
||||||
|
}
|
||||||
|
|
||||||
|
uint32_t nand_get_chip_type(uint32_t bank)
|
||||||
|
{
|
||||||
|
uint32_t result;
|
||||||
|
if (nand_reset(bank) != 0) return 0xFFFFFFFF;
|
||||||
|
if (nand_send_cmd(0x90) != 0) return 0xFFFFFFFF;
|
||||||
|
FMANUM = 0;
|
||||||
|
FMADDR0 = 0;
|
||||||
|
FMCTRL1 = FMCTRL1_DOTRANSADDR;
|
||||||
|
if (nand_wait_cmddone() != 0) return 0xFFFFFFFF;
|
||||||
|
FMDNUM = 4;
|
||||||
|
FMCTRL1 = FMCTRL1_DOREADDATA;
|
||||||
|
if (nand_wait_addrdone() != 0) return 0xFFFFFFFF;
|
||||||
|
result = FMFIFO;
|
||||||
|
FMCTRL1 = FMCTRL1_CLEARRFIFO | FMCTRL1_CLEARWFIFO;
|
||||||
|
return result;
|
||||||
|
}
|
||||||
|
|
||||||
|
uint32_t nand_read_page(uint32_t bank, uint32_t page, void* databuffer,
|
||||||
|
void* sparebuffer, uint32_t doecc,
|
||||||
|
uint32_t checkempty)
|
||||||
|
{
|
||||||
|
uint32_t rc, eccresult;
|
||||||
|
nand_set_fmctrl0(bank, FMCTRL0_ENABLEDMA);
|
||||||
|
if (nand_send_cmd(NAND_CMD_READ) != 0) return 1;
|
||||||
|
if (nand_send_address(page, (databuffer == 0) ? 0x800 : 0) != 0)
|
||||||
|
return 1;
|
||||||
|
if (nand_send_cmd(NAND_CMD_READ2) != 0) return 1;
|
||||||
|
if (nand_wait_status_ready(bank) != 0) return 1;
|
||||||
|
if (databuffer != 0)
|
||||||
|
if (nand_transfer_data(bank, 0, nand_uncached_data, 0x800) != 0)
|
||||||
|
return 1;
|
||||||
|
if (doecc == 0)
|
||||||
|
{
|
||||||
|
memcpy(databuffer, nand_uncached_data, 0x800);
|
||||||
|
if (sparebuffer != 0)
|
||||||
|
{
|
||||||
|
if (nand_transfer_data(bank, 0, nand_uncached_spare, 0x40) != 0)
|
||||||
|
return 1;
|
||||||
|
memcpy(sparebuffer, nand_uncached_spare, 0x800);
|
||||||
|
if (checkempty != 0)
|
||||||
|
return nand_check_empty((uint8_t*)sparebuffer) << 1;
|
||||||
|
}
|
||||||
|
return 0;
|
||||||
|
}
|
||||||
|
rc = 0;
|
||||||
|
if (nand_transfer_data(bank, 0, nand_uncached_spare, 0x40) != 0)
|
||||||
|
return 1;
|
||||||
|
memcpy(nand_uncached_ecc, &nand_uncached_spare[0xC], 0x28);
|
||||||
|
rc |= (ecc_decode(3, nand_uncached_data, nand_uncached_ecc) & 0xF) << 4;
|
||||||
|
if (databuffer != 0) memcpy(databuffer, nand_uncached_data, 0x800);
|
||||||
|
memset(nand_uncached_ctrl, 0xFF, 0x200);
|
||||||
|
memcpy(nand_uncached_ctrl, nand_uncached_spare, 0xC);
|
||||||
|
memcpy(nand_uncached_ecc, &nand_uncached_spare[0x34], 0xC);
|
||||||
|
eccresult = ecc_decode(0, nand_uncached_ctrl, nand_uncached_ecc);
|
||||||
|
rc |= (eccresult & 0xF) << 8;
|
||||||
|
if (sparebuffer != 0)
|
||||||
|
{
|
||||||
|
memcpy(sparebuffer, nand_uncached_spare, 0x40);
|
||||||
|
if ((eccresult & 1) != 0) memset(sparebuffer, 0xFF, 0xC);
|
||||||
|
else memcpy(sparebuffer, nand_uncached_ctrl, 0xC);
|
||||||
|
}
|
||||||
|
if (checkempty != 0) rc |= nand_check_empty(nand_uncached_spare) << 1;
|
||||||
|
|
||||||
|
return rc;
|
||||||
|
}
|
||||||
|
|
||||||
|
uint32_t nand_write_page(uint32_t bank, uint32_t page, void* databuffer,
|
||||||
|
void* sparebuffer, uint32_t doecc)
|
||||||
|
{
|
||||||
|
if (sparebuffer != 0) memcpy(nand_uncached_spare, sparebuffer, 0x40);
|
||||||
|
else memset(nand_uncached_spare, 0xFF, 0x40);
|
||||||
|
if (doecc != 0)
|
||||||
|
{
|
||||||
|
memcpy(nand_uncached_data, databuffer, 0x800);
|
||||||
|
if (ecc_encode(3, nand_uncached_data, nand_uncached_ecc) != 0)
|
||||||
|
return 1;
|
||||||
|
memcpy(&nand_uncached_spare[0xC], nand_uncached_ecc, 0x28);
|
||||||
|
memset(nand_uncached_ctrl, 0xFF, 0x200);
|
||||||
|
memcpy(nand_uncached_ctrl, nand_uncached_spare, 0xC);
|
||||||
|
if (ecc_encode(0, nand_uncached_ctrl, nand_uncached_ecc) != 0)
|
||||||
|
return 1;
|
||||||
|
memcpy(&nand_uncached_spare[0x34], nand_uncached_ecc, 0xC);
|
||||||
|
}
|
||||||
|
nand_set_fmctrl0(bank, FMCTRL0_ENABLEDMA);
|
||||||
|
if (nand_send_cmd(NAND_CMD_PROGRAM) != 0)
|
||||||
|
return 1;
|
||||||
|
if (nand_send_address(page, (databuffer == 0) ? 0x800 : 0) != 0)
|
||||||
|
return 1;
|
||||||
|
if (databuffer != 0)
|
||||||
|
if (nand_transfer_data(bank, 1, nand_uncached_data, 0x800) != 0)
|
||||||
|
return 1;
|
||||||
|
if (sparebuffer != 0 || doecc != 0)
|
||||||
|
if (nand_transfer_data(bank, 1, nand_uncached_spare, 0x40) != 0)
|
||||||
|
return 1;
|
||||||
|
if (nand_send_cmd(NAND_CMD_PROGCNFRM) != 0) return 1;
|
||||||
|
return nand_wait_status_ready(bank);
|
||||||
|
}
|
||||||
|
|
||||||
|
uint32_t nand_block_erase(uint32_t bank, uint32_t page)
|
||||||
|
{
|
||||||
|
nand_set_fmctrl0(bank, 0);
|
||||||
|
if (nand_send_cmd(NAND_CMD_BLOCKERASE) != 0) return 1;
|
||||||
|
FMANUM = 2;
|
||||||
|
FMADDR0 = page;
|
||||||
|
FMCTRL1 = FMCTRL1_DOTRANSADDR;
|
||||||
|
if (nand_wait_cmddone() != 0) return 1;
|
||||||
|
if (nand_send_cmd(NAND_CMD_ERASECNFRM) != 0) return 1;
|
||||||
|
return nand_wait_status_ready(bank);
|
||||||
|
}
|
||||||
|
|
||||||
|
const struct nand_device_info_type* nand_get_device_type(uint32_t bank)
|
||||||
|
{
|
||||||
|
if (nand_type[bank] == 0xFFFFFFFF)
|
||||||
|
return (struct nand_device_info_type*)0;
|
||||||
|
return &nand_deviceinfotable[nand_type[bank]];
|
||||||
|
}
|
||||||
|
|
||||||
|
uint32_t nand_device_init(void)
|
||||||
|
{
|
||||||
|
uint32_t type;
|
||||||
|
uint32_t i, j;
|
||||||
|
PCON2 = 0x33333333;
|
||||||
|
PDAT2 = 0;
|
||||||
|
PCON3 = 0x11113333;
|
||||||
|
PDAT3 = 0;
|
||||||
|
PCON4 = 0x33333333;
|
||||||
|
PDAT4 = 0;
|
||||||
|
for (i = 0; i < 4; i++)
|
||||||
|
{
|
||||||
|
nand_tunk1[i] = 7;
|
||||||
|
nand_twp[i] = 7;
|
||||||
|
nand_tunk2[i] = 7;
|
||||||
|
nand_tunk3[i] = 7;
|
||||||
|
type = nand_get_chip_type(i);
|
||||||
|
nand_type[i] = 0xFFFFFFFF;
|
||||||
|
if (type == 0xFFFFFFFF) continue;
|
||||||
|
for (j = 0; ; j++)
|
||||||
|
{
|
||||||
|
if (j == ARRAYLEN(nand_deviceinfotable)) break;
|
||||||
|
else if (nand_deviceinfotable[j].id == type)
|
||||||
|
{
|
||||||
|
nand_type[i] = j;
|
||||||
|
break;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
nand_tunk1[i] = nand_deviceinfotable[nand_type[i]].tunk1;
|
||||||
|
nand_twp[i] = nand_deviceinfotable[nand_type[i]].twp;
|
||||||
|
nand_tunk2[i] = nand_deviceinfotable[nand_type[i]].tunk2;
|
||||||
|
nand_tunk3[i] = nand_deviceinfotable[nand_type[i]].tunk3;
|
||||||
|
}
|
||||||
|
if (nand_type[0] == 0xFFFFFFFF) return 1;
|
||||||
|
return 0;
|
||||||
|
}
|
||||||
54
firmware/target/arm/s5l8700/ipodnano2g/nand-target.h
Normal file
54
firmware/target/arm/s5l8700/ipodnano2g/nand-target.h
Normal file
|
|
@ -0,0 +1,54 @@
|
||||||
|
/***************************************************************************
|
||||||
|
* __________ __ ___.
|
||||||
|
* Open \______ \ ____ ____ | | _\_ |__ _______ ___
|
||||||
|
* Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ /
|
||||||
|
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
|
||||||
|
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
|
||||||
|
* \/ \/ \/ \/ \/
|
||||||
|
* $Id$
|
||||||
|
*
|
||||||
|
* Copyright (C) 2009 by Michael Sparmann
|
||||||
|
*
|
||||||
|
* This program is free software; you can redistribute it and/or
|
||||||
|
* modify it under the terms of the GNU General Public License
|
||||||
|
* as published by the Free Software Foundation; either version 2
|
||||||
|
* of the License, or (at your option) any later version.
|
||||||
|
*
|
||||||
|
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
|
||||||
|
* KIND, either express or implied.
|
||||||
|
*
|
||||||
|
****************************************************************************/
|
||||||
|
|
||||||
|
#ifndef __NAND_H__
|
||||||
|
#define __NAND_H__
|
||||||
|
|
||||||
|
#include "config.h"
|
||||||
|
#include "inttypes.h"
|
||||||
|
|
||||||
|
|
||||||
|
struct nand_device_info_type
|
||||||
|
{
|
||||||
|
uint32_t id;
|
||||||
|
uint16_t blocks;
|
||||||
|
uint32_t userblocks;
|
||||||
|
uint16_t pagesperblock;
|
||||||
|
uint8_t blocksizeexponent;
|
||||||
|
uint8_t tunk1;
|
||||||
|
uint8_t twp;
|
||||||
|
uint8_t tunk2;
|
||||||
|
uint8_t tunk3;
|
||||||
|
} __attribute__((packed));
|
||||||
|
|
||||||
|
uint32_t nand_read_page(uint32_t bank, uint32_t page, void* databuffer,
|
||||||
|
void* sparebuffer, uint32_t doecc,
|
||||||
|
uint32_t checkempty);
|
||||||
|
uint32_t nand_write_page(uint32_t bank, uint32_t page, void* databuffer,
|
||||||
|
void* sparebuffer, uint32_t doecc);
|
||||||
|
uint32_t nand_block_erase(uint32_t bank, uint32_t page);
|
||||||
|
|
||||||
|
const struct nand_device_info_type* nand_get_device_type(uint32_t bank);
|
||||||
|
uint32_t nand_reset(uint32_t bank);
|
||||||
|
uint32_t nand_device_init(void);
|
||||||
|
|
||||||
|
|
||||||
|
#endif
|
||||||
Loading…
Reference in a new issue