Nyaaori/rockbox
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

imx233: add missing i2c file

Browse source 
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@30121 a1c6a512-1295-4272-9138-f99709370657
This commit is contained in:
Amaury Pouly 2011-07-03 15:22:09 +00:00
parent e36b20c4a1
commit 86c64d4151
2 changed files with 323 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

186
firmware/target/arm/imx233/i2c-imx233.c Normal file
View file

@ -0,0 +1,186 @@
/***************************************************************************
* __________ __ ___.
* Open \______ \ ____ ____ | | _\_ |__ _______ ___
* Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ /
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
* \/ \/ \/ \/ \/
* $Id$
*
* Copyright (C) 2011 by amaury Pouly
*
* Based on Rockbox iriver bootloader by Linus Nielsen Feltzing
* and the ipodlinux bootloader by Daniel Palffy and Bernard Leach
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
* KIND, either express or implied.
*
****************************************************************************/
#include "config.h"
#include "system.h"
#include "kernel.h"
#include "dma-imx233.h"
#include "i2c-imx233.h"
#include "pinctrl-imx233.h"
/* Used for DMA */
struct i2c_dma_command_t
{
struct apb_dma_command_t dma;
/* PIO words */
uint32_t ctrl0;
};
#define I2C_NR_STAGES 4
/* Current transfer */
static int i2c_nr_stages;
static struct i2c_dma_command_t i2c_stage[I2C_NR_STAGES];
static struct mutex i2c_mutex;
static struct semaphore i2c_sema;
void INT_I2C_DMA(void)
{
/* reset dma channel on error */
if(imx233_dma_is_channel_error_irq(APB_I2C))
imx233_dma_reset_channel(APB_I2C);
/* clear irq flags */
imx233_dma_clear_channel_interrupt(APB_I2C);
semaphore_release(&i2c_sema);
}
void imx233_i2c_init(void)
{
__REG_SET(HW_I2C_CTRL0) = __BLOCK_SFTRST | __BLOCK_CLKGATE;
/* setup pins (must be done when shutdown) */
imx233_set_pin_function(0, 30, PINCTRL_FUNCTION_MAIN);
imx233_set_pin_function(0, 31, PINCTRL_FUNCTION_MAIN);
/* clear softreset */
__REG_CLR(HW_I2C_CTRL0) = __BLOCK_SFTRST | __BLOCK_CLKGATE;
/* Errata:
* When RETAIN_CLOCK is set, the ninth clock pulse (ACK) is not generated. However, the SDA
* line is read at the proper timing interval. If RETAIN_CLOCK is cleared, the ninth clock pulse is
* generated.
* HW_I2C_CTRL1[ACK_MODE] has default value of 0. It should be set to 1 to enable the fix for
* this issue.
*/
__REG_SET(HW_I2C_CTRL1) = HW_I2C_CTRL1__ACK_MODE;
__REG_SET(HW_I2C_CTRL0) = __BLOCK_CLKGATE;
/* Fast-mode @ 400K */
HW_I2C_TIMING0 = 0x000F0007; /* tHIGH=0.6us, read at 0.3us */
HW_I2C_TIMING1 = 0x001F000F; /* tLOW=1.3us, write at 0.6us */
HW_I2C_TIMING2 = 0x0015000D;
mutex_init(&i2c_mutex);
semaphore_init(&i2c_sema, 1, 0);
}
void imx233_i2c_begin(void)
{
mutex_lock(&i2c_mutex);
/* wakeup */
__REG_CLR(HW_I2C_CTRL0) = __BLOCK_CLKGATE;
i2c_nr_stages = 0;
}
enum imx233_i2c_error_t imx233_i2c_add(bool start, bool transmit, void *buffer, unsigned size, bool stop)
{
if(i2c_nr_stages == I2C_NR_STAGES)
return I2C_ERROR;
if(i2c_nr_stages > 0)
{
i2c_stage[i2c_nr_stages - 1].dma.next = &i2c_stage[i2c_nr_stages].dma;
i2c_stage[i2c_nr_stages - 1].dma.cmd |= HW_APB_CHx_CMD__CHAIN;
if(!start)
i2c_stage[i2c_nr_stages - 1].ctrl0 |= HW_I2C_CTRL0__RETAIN_CLOCK;
}
i2c_stage[i2c_nr_stages].dma.buffer = buffer;
i2c_stage[i2c_nr_stages].dma.next = NULL;
i2c_stage[i2c_nr_stages].dma.cmd =
(transmit ? HW_APB_CHx_CMD__COMMAND__READ : HW_APB_CHx_CMD__COMMAND__WRITE) |
HW_APB_CHx_CMD__WAIT4ENDCMD |
1 << HW_APB_CHx_CMD__CMDWORDS_BP |
size << HW_APB_CHx_CMD__XFER_COUNT_BP;
/* assume that any read is final (send nak on last) */
i2c_stage[i2c_nr_stages].ctrl0 = size |
(transmit ? HW_I2C_CTRL0__TRANSMIT : HW_I2C_CTRL0__SEND_NAK_ON_LAST) |
(start ? HW_I2C_CTRL0__PRE_SEND_START : 0) |
(stop ? HW_I2C_CTRL0__POST_SEND_STOP : 0) |
HW_I2C_CTRL0__MASTER_MODE;
i2c_nr_stages++;
return I2C_SUCCESS;
}
enum imx233_i2c_error_t imx233_i2c_end(unsigned timeout)
{
if(i2c_nr_stages == 0)
return I2C_ERROR;
i2c_stage[i2c_nr_stages - 1].dma.cmd |= HW_APB_CHx_CMD__SEMAPHORE | HW_APB_CHx_CMD__IRQONCMPLT;
__REG_CLR(HW_I2C_CTRL1) = HW_I2C_CTRL1__ALL_IRQ;
imx233_enable_interrupt(INT_SRC_I2C_DMA, true);
imx233_dma_enable_channel_interrupt(APB_I2C, true);
imx233_dma_reset_channel(APB_I2C);
imx233_dma_start_command(APB_I2C, &i2c_stage[0].dma);
enum imx233_i2c_error_t ret ;
if(semaphore_wait(&i2c_sema, timeout) == OBJ_WAIT_TIMEDOUT)
{
imx233_dma_reset_channel(APB_I2C);
ret = I2C_TIMEOUT;
}
else if(HW_I2C_CTRL1 & HW_I2C_CTRL1__MASTER_LOSS_IRQ)
ret = I2C_MASTER_LOSS;
else if(HW_I2C_CTRL1 & HW_I2C_CTRL1__NO_SLAVE_ACK_IRQ)
ret= I2C_NO_SLAVE_ACK;
else if(HW_I2C_CTRL1 & HW_I2C_CTRL1__EARLY_TERM_IRQ)
ret = I2C_SLAVE_NAK;
else
ret = I2C_SUCCESS;
/* sleep */
__REG_SET(HW_I2C_CTRL0) = __BLOCK_CLKGATE;
mutex_unlock(&i2c_mutex);
return ret;
}
int i2c_write(int device, const unsigned char* buf, int count)
{
uint8_t addr = device;
imx233_i2c_begin();
imx233_i2c_add(true, true, &addr, 1, false); /* start + addr */
imx233_i2c_add(false, true, (void *)buf, count, true); /* data + stop */
return imx233_i2c_end(TIMEOUT_BLOCK);
}
int i2c_read(int device, unsigned char* buf, int count)
{
uint8_t addr = device | 1;
imx233_i2c_begin();
imx233_i2c_add(true, true, &addr, 1, false); /* start + addr */
imx233_i2c_add(false, false, buf, count, true); /* data + stop */
return imx233_i2c_end(TIMEOUT_BLOCK);
}
int i2c_readmem(int device, int address, unsigned char* buf, int count)
{
uint8_t start[2] = {device, address};
uint8_t addr_rd = device | 1;
imx233_i2c_begin();
imx233_i2c_add(true, true, start, 2, false); /* start + addr + addr */
imx233_i2c_add(true, true, &addr_rd, 1, false); /* start + addr */
imx233_i2c_add(false, false, buf, count, true); /* data + stop */
return imx233_i2c_end(TIMEOUT_BLOCK);
}
int i2c_writemem(int device, int address, const unsigned char* buf, int count)
{
uint8_t start[2] = {device, address};
imx233_i2c_begin();
imx233_i2c_add(true, true, start, 2, false); /* start + addr + addr */
imx233_i2c_add(false, true, (void *)buf, count, true); /* data + stop */
return imx233_i2c_end(TIMEOUT_BLOCK);
}

137
firmware/target/arm/imx233/i2c-imx233.h Normal file
View file

@ -0,0 +1,137 @@
/***************************************************************************
* __________ __ ___.
* Open \______ \ ____ ____ | | _\_ |__ _______ ___
* Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ /
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
* \/ \/ \/ \/ \/
* $Id$
*
* Copyright (C) 2011 by amaury Pouly
*
* Based on Rockbox iriver bootloader by Linus Nielsen Feltzing
* and the ipodlinux bootloader by Daniel Palffy and Bernard Leach
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
* KIND, either express or implied.
*
****************************************************************************/
#ifndef __I2C_IMX233_H__
#define __I2C_IMX233_H__
#include "cpu.h"
#include "system.h"
#include "system-target.h"
#include "i2c.h"
#define HW_I2C_BASE 0x80058000
#define HW_I2C_CTRL0 (*(volatile uint32_t *)(HW_I2C_BASE + 0x0))
#define HW_I2C_CTRL0__XFER_COUNT_BM 0xffff
#define HW_I2C_CTRL0__TRANSMIT (1 << 16)
#define HW_I2C_CTRL0__MASTER_MODE (1 << 17)
#define HW_I2C_CTRL0__SLAVE_ADDRESS_ENABLE (1 << 18)
#define HW_I2C_CTRL0__PRE_SEND_START (1 << 19)
#define HW_I2C_CTRL0__POST_SEND_STOP (1 << 20)
#define HW_I2C_CTRL0__RETAIN_CLOCK (1 << 21)
#define HW_I2C_CTRL0__CLOCK_HELD (1 << 22)
#define HW_I2C_CTRL0__PIO_MODE (1 << 24)
#define HW_I2C_CTRL0__SEND_NAK_ON_LAST (1 << 25)
#define HW_I2C_CTRL0__ACKNOWLEDGE (1 << 26)
#define HW_I2C_CTRL0__RUN (1 << 29)
#define HW_I2C_TIMING0 (*(volatile uint32_t *)(HW_I2C_BASE + 0x10))
#define HW_I2C_TIMING0__RECV_COUNT_BM 0x3ff
#define HW_I2C_TIMING0__HIGH_COUNT_BM (0x3ff << 16)
#define HW_I2C_TIMING0__HIGH_COUNT_BP 16
#define HW_I2C_TIMING1 (*(volatile uint32_t *)(HW_I2C_BASE + 0x20))
#define HW_I2C_TIMING1__XMIT_COUNT_BM 0x3ff
#define HW_I2C_TIMING1__LOW_COUNT_BM (0x3ff << 16)
#define HW_I2C_TIMING1__LOW_COUNT_BP 16
#define HW_I2C_TIMING2 (*(volatile uint32_t *)(HW_I2C_BASE + 0x30))
#define HW_I2C_TIMING2__LEADIN_COUNT_BM 0x3ff
#define HW_I2C_TIMING2__BUS_FREE_BM (0x3ff << 16)
#define HW_I2C_TIMING2__BUS_FREE_BP 16
#define HW_I2C_CTRL1 (*(volatile uint32_t *)(HW_I2C_BASE + 0x40))
#define HW_I2C_CTRL1__SLAVE_IRQ (1 << 0)
#define HW_I2C_CTRL1__SLAVE_STOP_IRQ (1 << 1)
#define HW_I2C_CTRL1__MASTER_LOSS_IRQ (1 << 2)
#define HW_I2C_CTRL1__EARLY_TERM_IRQ (1 << 3)
#define HW_I2C_CTRL1__OVERSIZE_XFER_TERM_IRQ (1 << 4)
#define HW_I2C_CTRL1__NO_SLAVE_ACK_IRQ (1 << 5)
#define HW_I2C_CTRL1__DATA_ENGINE_COMPLT_IRQ (1 << 6)
#define HW_I2C_CTRL1__BUS_FREE_IRQ (1 << 7)
#define HW_I2C_CTRL1__SLAVE_IRQ_EN (1 << 8)
#define HW_I2C_CTRL1__SLAVE_STOP_IRQ_EN (1 << 9)
#define HW_I2C_CTRL1__MASTER_LOSS_IRQ_EN (1 << 10)
#define HW_I2C_CTRL1__EARLY_TERM_IRQ_EN (1 << 11)
#define HW_I2C_CTRL1__OVERSIZE_XFER_TERM_IRQ_EN (1 << 12)
#define HW_I2C_CTRL1__NO_SLAVE_ACK_IRQ_EN (1 << 13)
#define HW_I2C_CTRL1__DATA_ENGINE_COMPLT_IRQ_EN (1 << 14)
#define HW_I2C_CTRL1__BUS_FREE_IRQ_EN (1 << 15)
#define HW_I2C_CTRL1__BCAST_SLAVE_EN (1 << 24)
#define HW_I2C_CTRL1__FORCE_CLK_IDLE (1 << 25)
#define HW_I2C_CTRL1__FORCE_DATA_IDLE (1 << 26)
#define HW_I2C_CTRL1__ACK_MODE (1 << 27)
#define HW_I2C_CTRL1__CLR_GOT_A_NAK (1 << 28)
#define HW_I2C_CTRL1__ALL_IRQ 0xff
#define HW_I2C_CTRL1__ALL_IRQ_EN 0xff00
#define HW_I2C_STAT (*(volatile uint32_t *)(HW_I2C_BASE + 0x50))
#define HW_I2C_STAT__SLAVE_IRQ_SUMMARY (1 << 0)
#define HW_I2C_STAT__SLAVE_STOP_IRQ_SUMMARY (1 << 1)
#define HW_I2C_STAT__MASTER_LOSS_IRQ_SUMMARY (1 << 2)
#define HW_I2C_STAT__EARLY_TERM_IRQ_SUMMARY (1 << 3)
#define HW_I2C_STAT__OVERSIZE_XFER_TERM_IRQ_SUMMARY (1 << 4)
#define HW_I2C_STAT__NO_SLAVE_ACK_IRQ_SUMMARY (1 << 5)
#define HW_I2C_STAT__DATA_ENGINE_COMPLT_IRQ_SUMMARY (1 << 6)
#define HW_I2C_STAT__BUS_FREE_IRQ_SUMMARY (1 << 7)
#define HW_I2C_STAT__SLAVE_BUSY (1 << 8)
#define HW_I2C_STAT__DATA_ENGINE_BUSY (1 << 9)
#define HW_I2C_STAT__CLK_GEN_BUSY (1 << 10)
#define HW_I2C_STAT__BUS_BUSY (1 << 11)
#define HW_I2C_STAT__DATA_ENGINE_DMA_WAIT (1 << 12)
#define HW_I2C_STAT__SLAVE_SEARCHING (1 << 13)
#define HW_I2C_STAT__SLAVE_FOUND (1 << 14)
#define HW_I2C_STAT__SLAVE_ADDR_EQ_ZERO (1 << 15)
#define HW_I2C_STAT__RCVD_SLAVE_ADDR_BM (0xff << 16)
#define HW_I2C_STAT__RCVD_SLAVE_ADDR_BP 16
#define HW_I2C_STAT__GOT_A_NAK (1 << 28)
#define HW_I2C_STAT__ANY_ENABLED_IRQ (1 << 29)
#define HW_I2C_STAT__MASTER_PRESENT (1 << 31)
#define HW_I2C_DATA (*(volatile uint32_t *)(HW_I2C_BASE + 0x60))
#define HW_I2C_DEBUG0 (*(volatile uint32_t *)(HW_I2C_BASE + 0x70))
#define HW_I2C_DEBUG1 (*(volatile uint32_t *)(HW_I2C_BASE + 0x80))
#define HW_I2C_VERSION (*(volatile uint32_t *)(HW_I2C_BASE + 0x90))
enum imx233_i2c_error_t
{
I2C_SUCCESS = 0,
I2C_ERROR = -1,
I2C_TIMEOUT = -2,
I2C_MASTER_LOSS = -3,
I2C_NO_SLAVE_ACK = -4,
I2C_SLAVE_NAK = -5
};
void imx233_i2c_init(void);
/* start building a transfer, will acquire an exclusive lock */
void imx233_i2c_begin(void);
/* add stage */
enum imx233_i2c_error_t imx233_i2c_add(bool start, bool transmit, void *buffer, unsigned size, bool stop);
/* end building a transfer and start the transfer */
enum imx233_i2c_error_t imx233_i2c_end(unsigned timeout);
#endif // __DMA_IMX233_H__