2007-10-18 05:14:10 +00:00
|
|
|
/***************************************************************************
|
|
|
|
* __________ __ ___.
|
|
|
|
* Open \______ \ ____ ____ | | _\_ |__ _______ ___
|
|
|
|
* Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ /
|
|
|
|
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
|
|
|
|
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
|
|
|
|
* \/ \/ \/ \/ \/
|
|
|
|
* $Id$
|
2007-09-20 09:08:40 +00:00
|
|
|
*
|
2007-10-18 05:14:10 +00:00
|
|
|
* Copyright (C) 2007 Catalin Patulea <cat@vv.carleton.ca>
|
2007-09-20 09:08:40 +00:00
|
|
|
*
|
2008-06-28 18:10:04 +00:00
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License
|
|
|
|
* as published by the Free Software Foundation; either version 2
|
|
|
|
* of the License, or (at your option) any later version.
|
2007-09-20 09:08:40 +00:00
|
|
|
*
|
2007-10-18 05:14:10 +00:00
|
|
|
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
|
|
|
|
* KIND, either express or implied.
|
2007-09-20 09:08:40 +00:00
|
|
|
*
|
2007-10-18 05:14:10 +00:00
|
|
|
****************************************************************************/
|
2007-09-20 09:08:40 +00:00
|
|
|
#include "config.h"
|
|
|
|
#include "cpu.h"
|
|
|
|
#include "system.h"
|
2007-11-10 22:12:54 +00:00
|
|
|
#include "string.h"
|
|
|
|
#include "panic.h"
|
2007-09-20 09:08:40 +00:00
|
|
|
|
2007-10-18 05:14:10 +00:00
|
|
|
#define MAX_UART_BUFFER 31
|
2007-11-10 22:12:54 +00:00
|
|
|
#define SEND_RING_SIZE 256
|
|
|
|
#define RECIEVE_RING_SIZE 20
|
2007-09-20 09:08:40 +00:00
|
|
|
|
2007-11-10 22:12:54 +00:00
|
|
|
char
|
|
|
|
// uart1_send_buffer_ring[SEND_RING_SIZE],
|
|
|
|
uart1_recieve_buffer_ring[RECIEVE_RING_SIZE];
|
|
|
|
|
|
|
|
//static unsigned int uart1_send_count, uart1_send_read, uart1_send_write;
|
|
|
|
static unsigned int uart1_recieve_count, uart1_recieve_read, uart1_recieve_write;
|
2007-09-20 09:08:40 +00:00
|
|
|
|
2007-10-18 05:14:10 +00:00
|
|
|
void uart_init(void)
|
2007-09-30 08:18:46 +00:00
|
|
|
{
|
2007-09-20 09:08:40 +00:00
|
|
|
// 8-N-1
|
2007-09-23 23:08:39 +00:00
|
|
|
IO_UART1_MSR=0x8000;
|
2007-11-10 22:12:54 +00:00
|
|
|
IO_UART1_BRSR=0x0057;
|
2007-10-18 05:14:10 +00:00
|
|
|
IO_UART1_RFCR = 0x8010; /* Trigger later */
|
2007-09-30 08:18:46 +00:00
|
|
|
/* gio 27 is input, uart1 rx
|
|
|
|
gio 28 is output, uart1 tx */
|
|
|
|
IO_GIO_DIR1 |= (1<<11); /* gio 27 */
|
|
|
|
IO_GIO_DIR1 &= ~(1<<12); /* gio 28 */
|
2007-10-18 05:14:10 +00:00
|
|
|
|
2007-09-30 08:18:46 +00:00
|
|
|
/* init the recieve buffer */
|
2007-11-10 22:12:54 +00:00
|
|
|
uart1_recieve_count=0;
|
|
|
|
uart1_recieve_read=0;
|
|
|
|
uart1_recieve_write=0;
|
|
|
|
|
2007-09-30 08:18:46 +00:00
|
|
|
/* Enable the interrupt */
|
2008-04-24 20:08:28 +00:00
|
|
|
IO_INTC_EINT0 |= INTR_EINT0_UART1;
|
2007-09-20 09:08:40 +00:00
|
|
|
}
|
|
|
|
|
2007-10-01 05:42:12 +00:00
|
|
|
void uart1_putc(char ch)
|
|
|
|
{
|
|
|
|
/* Wait for room in FIFO */
|
2007-09-23 23:08:39 +00:00
|
|
|
while ((IO_UART1_TFCR & 0x3f) >= 0x20);
|
2007-09-20 09:08:40 +00:00
|
|
|
|
2007-10-01 05:42:12 +00:00
|
|
|
/* Write character */
|
2007-09-23 23:08:39 +00:00
|
|
|
IO_UART1_DTRR=ch;
|
2007-09-20 09:08:40 +00:00
|
|
|
}
|
|
|
|
|
2007-11-15 06:44:35 +00:00
|
|
|
void uart1_puts(const char *str, int size)
|
2007-10-01 05:42:12 +00:00
|
|
|
{
|
2007-11-15 06:44:35 +00:00
|
|
|
int count=0;
|
|
|
|
while (count<size)
|
|
|
|
{
|
|
|
|
uart1_putc(str[count]);
|
|
|
|
count++;
|
2007-09-20 09:08:40 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2007-11-10 22:12:54 +00:00
|
|
|
/* This function returns the number of bytes left in the queue after a read is done (negative if fail)*/
|
|
|
|
int uart1_gets_queue(char *str, unsigned int size)
|
2007-10-01 05:42:12 +00:00
|
|
|
{
|
2008-04-24 20:08:28 +00:00
|
|
|
IO_INTC_EINT0 &= ~INTR_EINT0_UART1;
|
2007-11-15 06:44:35 +00:00
|
|
|
int retval;
|
|
|
|
|
2007-11-10 22:12:54 +00:00
|
|
|
if(uart1_recieve_count<size)
|
2007-09-30 08:18:46 +00:00
|
|
|
{
|
2007-11-15 06:44:35 +00:00
|
|
|
retval= -1;
|
|
|
|
}
|
2007-11-10 22:12:54 +00:00
|
|
|
else
|
|
|
|
{
|
2007-11-15 06:44:35 +00:00
|
|
|
if(uart1_recieve_read+size<RECIEVE_RING_SIZE)
|
|
|
|
{
|
|
|
|
memcpy(str,uart1_recieve_buffer_ring+uart1_recieve_read,size);
|
|
|
|
}
|
|
|
|
else
|
|
|
|
{
|
|
|
|
int tempcount=(RECIEVE_RING_SIZE-uart1_recieve_read);
|
|
|
|
memcpy(str,uart1_recieve_buffer_ring+uart1_recieve_read,tempcount);
|
|
|
|
memcpy(str+tempcount,uart1_recieve_buffer_ring,size-tempcount);
|
|
|
|
}
|
|
|
|
|
|
|
|
uart1_recieve_count-=size;
|
|
|
|
|
|
|
|
if(uart1_recieve_read+size<RECIEVE_RING_SIZE)
|
|
|
|
uart1_recieve_read+=size;
|
|
|
|
else
|
|
|
|
uart1_recieve_read=size-(RECIEVE_RING_SIZE-uart1_recieve_read);
|
|
|
|
|
|
|
|
retval=uart1_recieve_count;
|
2007-09-30 08:18:46 +00:00
|
|
|
}
|
2007-11-10 22:12:54 +00:00
|
|
|
|
2007-11-15 06:44:35 +00:00
|
|
|
/* Enable the interrupt */
|
2008-04-24 20:08:28 +00:00
|
|
|
IO_INTC_EINT0 |= INTR_EINT0_UART1;
|
2007-11-10 22:12:54 +00:00
|
|
|
|
2007-11-15 06:44:35 +00:00
|
|
|
return retval;
|
2007-09-30 08:18:46 +00:00
|
|
|
}
|
|
|
|
|
2007-11-10 22:12:54 +00:00
|
|
|
/* UART1 receive interupt handler */
|
2007-09-30 08:18:46 +00:00
|
|
|
void UART1(void)
|
|
|
|
{
|
2007-10-18 05:14:10 +00:00
|
|
|
while (IO_UART1_RFCR & 0x3f)
|
2007-09-30 08:18:46 +00:00
|
|
|
{
|
2007-11-10 22:12:54 +00:00
|
|
|
if (uart1_recieve_count > RECIEVE_RING_SIZE)
|
2007-09-30 08:18:46 +00:00
|
|
|
panicf("UART1 buffer overflow");
|
2007-10-18 05:14:10 +00:00
|
|
|
else
|
|
|
|
{
|
2007-11-10 22:12:54 +00:00
|
|
|
if(uart1_recieve_write==RECIEVE_RING_SIZE)
|
|
|
|
uart1_recieve_write=0;
|
2007-10-18 05:14:10 +00:00
|
|
|
|
2007-11-15 06:44:35 +00:00
|
|
|
uart1_recieve_buffer_ring[uart1_recieve_write] = IO_UART1_DTRR & 0xff;
|
|
|
|
uart1_recieve_write++;
|
2007-11-10 22:12:54 +00:00
|
|
|
uart1_recieve_count++;
|
2007-10-18 05:14:10 +00:00
|
|
|
}
|
2007-09-30 08:18:46 +00:00
|
|
|
}
|
2007-10-01 05:42:12 +00:00
|
|
|
|
2008-04-24 20:08:28 +00:00
|
|
|
IO_INTC_IRQ0 = INTR_IRQ0_UART1;
|
2007-09-30 08:18:46 +00:00
|
|
|
}
|