2007-01-04 02:50:45 +00:00
|
|
|
/***************************************************************************
|
|
|
|
* __________ __ ___.
|
|
|
|
* Open \______ \ ____ ____ | | _\_ |__ _______ ___
|
|
|
|
* Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ /
|
|
|
|
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
|
|
|
|
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
|
|
|
|
* \/ \/ \/ \/ \/
|
|
|
|
* $Id$
|
|
|
|
*
|
2007-01-04 11:10:46 +00:00
|
|
|
* Copyright (C) 2006,2007 by Greg White
|
2007-01-04 02:50:45 +00:00
|
|
|
*
|
|
|
|
* All files in this archive are subject to the GNU General Public License.
|
|
|
|
* See the file COPYING in the source tree root for full license agreement.
|
|
|
|
*
|
|
|
|
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
|
|
|
|
* KIND, either express or implied.
|
|
|
|
*
|
|
|
|
****************************************************************************/
|
|
|
|
|
2007-10-23 03:29:15 +00:00
|
|
|
#define CACHE_ALL (1 << 3 | 1 << 2 )
|
|
|
|
#define CACHE_NONE 0
|
|
|
|
#define BUFFERED (1 << 2)
|
|
|
|
|
|
|
|
void ttb_init(void);
|
|
|
|
void enable_mmu(void);
|
|
|
|
void map_section(unsigned int pa, unsigned int va, int mb, int cache_flags);
|
|
|
|
|
2007-01-04 02:50:45 +00:00
|
|
|
/* Invalidate DCache for this range */
|
|
|
|
/* Will do write back */
|
|
|
|
void invalidate_dcache_range(const void *base, unsigned int size);
|
|
|
|
|
|
|
|
/* clean DCache for this range */
|
|
|
|
/* forces DCache writeback for the specified range */
|
|
|
|
void clean_dcache_range(const void *base, unsigned int size);
|
|
|
|
|
|
|
|
/* Dump DCache for this range */
|
|
|
|
/* Will *NOT* do write back */
|
|
|
|
void dump_dcache_range(const void *base, unsigned int size);
|
|
|
|
|
2007-01-04 11:10:46 +00:00
|
|
|
/* Cleans entire DCache */
|
|
|
|
void clean_dcache(void);
|
|
|
|
|
2007-04-21 04:48:20 +00:00
|
|
|
void memory_init(void);
|