2004-03-18 22:06:36 +00:00
|
|
|
/***************************************************************************
|
|
|
|
* __________ __ ___.
|
|
|
|
* Open \______ \ ____ ____ | | _\_ |__ _______ ___
|
|
|
|
* Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ /
|
|
|
|
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
|
|
|
|
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
|
|
|
|
* \/ \/ \/ \/ \/
|
|
|
|
* $Id$
|
|
|
|
*
|
|
|
|
* Copyright (C) 2004 by Jens Arnold
|
|
|
|
*
|
|
|
|
* All files in this archive are subject to the GNU General Public License.
|
|
|
|
* See the file COPYING in the source tree root for full license agreement.
|
|
|
|
*
|
|
|
|
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
|
|
|
|
* KIND, either express or implied.
|
|
|
|
*
|
|
|
|
****************************************************************************/
|
2004-10-26 05:40:24 +00:00
|
|
|
#include "config.h"
|
2004-03-18 22:06:36 +00:00
|
|
|
|
|
|
|
.section .icode,"ax",@progbits
|
|
|
|
|
|
|
|
.align 2
|
2004-10-26 05:40:24 +00:00
|
|
|
#if CONFIG_CPU == SH7034
|
2004-03-18 22:06:36 +00:00
|
|
|
.global _memset
|
|
|
|
.type _memset,@function
|
|
|
|
|
|
|
|
/* Fills a memory region with specified byte value
|
|
|
|
* This version is optimized for speed
|
|
|
|
*
|
|
|
|
* arguments:
|
|
|
|
* r4 - start address
|
|
|
|
* r5 - data
|
|
|
|
* r6 - length
|
|
|
|
*
|
|
|
|
* return value:
|
|
|
|
* r0 - start address (like ANSI version)
|
|
|
|
*
|
|
|
|
* register usage:
|
|
|
|
* r0 - temporary
|
2005-06-21 13:25:18 +00:00
|
|
|
* r1 - start address +11 for main loop
|
2004-03-18 22:06:36 +00:00
|
|
|
* r4 - start address
|
2005-06-21 13:25:18 +00:00
|
|
|
* r5 - data (spread to all 4 bytes when using long stores)
|
2004-03-18 22:06:36 +00:00
|
|
|
* r6 - current address (runs down from end to start)
|
|
|
|
*
|
|
|
|
* The instruction order below is devised in a way to utilize the pipelining
|
|
|
|
* of the SH1 to the max. The routine fills memory from end to start in
|
|
|
|
* order to utilize the auto-decrementing store instructions.
|
|
|
|
*/
|
|
|
|
|
|
|
|
_memset:
|
2005-06-07 17:27:47 +00:00
|
|
|
neg r4,r0
|
|
|
|
and #3,r0 /* r0 = (4 - align_offset) % 4 */
|
|
|
|
add #4,r0
|
|
|
|
cmp/hs r0,r6 /* at least one aligned longword to fill? */
|
2004-03-18 22:06:36 +00:00
|
|
|
add r4,r6 /* r6 = end_address */
|
2005-06-07 17:27:47 +00:00
|
|
|
bf .no_longs /* no, jump directly to byte loop */
|
2004-03-18 22:06:36 +00:00
|
|
|
|
|
|
|
extu.b r5,r5 /* start: spread data to all 4 bytes */
|
|
|
|
swap.b r5,r0
|
|
|
|
or r0,r5 /* data now in 2 lower bytes of r5 */
|
|
|
|
swap.w r5,r0
|
|
|
|
or r0,r5 /* data now in all 4 bytes of r5 */
|
2005-06-07 17:27:47 +00:00
|
|
|
|
|
|
|
mov r6,r0
|
2005-06-21 13:25:18 +00:00
|
|
|
tst #3,r0 /* r0 already long aligned? */
|
|
|
|
bt .end_b1 /* yes: skip loop */
|
2004-03-18 22:06:36 +00:00
|
|
|
|
|
|
|
/* leading byte loop: sets 0..3 bytes */
|
|
|
|
.loop_b1:
|
2005-06-21 13:25:18 +00:00
|
|
|
mov.b r5,@-r0 /* store byte */
|
|
|
|
tst #3,r0 /* r0 long aligned? */
|
|
|
|
bf .loop_b1 /* runs r0 down until long aligned */
|
|
|
|
|
|
|
|
mov r0,r6 /* r6 = last long bound */
|
|
|
|
nop /* keep alignment */
|
2004-03-18 22:06:36 +00:00
|
|
|
|
2005-06-07 17:27:47 +00:00
|
|
|
.end_b1:
|
2005-06-21 13:25:18 +00:00
|
|
|
mov r4,r1 /* r1 = start_address... */
|
|
|
|
add #11,r1 /* ... + 11, combined for rounding and offset */
|
|
|
|
xor r1,r0
|
2005-06-07 17:27:47 +00:00
|
|
|
tst #4,r0 /* bit 2 tells whether an even or odd number of */
|
|
|
|
bf .loop_odd /* longwords to set */
|
2004-03-18 22:06:36 +00:00
|
|
|
|
|
|
|
/* main loop: set 2 longs per pass */
|
2005-06-07 17:27:47 +00:00
|
|
|
.loop_2l:
|
2004-03-18 22:06:36 +00:00
|
|
|
mov.l r5,@-r6 /* store first long */
|
2005-06-07 17:27:47 +00:00
|
|
|
.loop_odd:
|
2005-06-21 13:25:18 +00:00
|
|
|
cmp/hi r1,r6 /* runs r6 down to first long bound */
|
2004-03-18 22:06:36 +00:00
|
|
|
mov.l r5,@-r6 /* store second long */
|
2005-06-07 17:27:47 +00:00
|
|
|
bt .loop_2l
|
2004-03-18 22:06:36 +00:00
|
|
|
|
2005-06-07 17:27:47 +00:00
|
|
|
.no_longs:
|
|
|
|
cmp/hi r4,r6 /* any bytes left? */
|
|
|
|
bf .end_b2 /* no: skip loop */
|
2004-03-18 22:06:36 +00:00
|
|
|
|
|
|
|
/* trailing byte loop */
|
|
|
|
.loop_b2:
|
|
|
|
mov.b r5,@-r6 /* store byte */
|
|
|
|
cmp/hi r4,r6 /* runs r6 down to the start address */
|
|
|
|
bt .loop_b2
|
|
|
|
|
2005-06-07 17:27:47 +00:00
|
|
|
.end_b2:
|
2004-03-18 22:06:36 +00:00
|
|
|
rts
|
|
|
|
mov r4,r0 /* return start address */
|
|
|
|
|
|
|
|
.end:
|
|
|
|
.size _memset,.end-_memset
|
2005-07-18 12:40:29 +00:00
|
|
|
#elif defined(CPU_COLDFIRE)
|
2004-10-26 05:40:24 +00:00
|
|
|
.global memset
|
|
|
|
.type memset,@function
|
2004-03-18 22:06:36 +00:00
|
|
|
|
2004-10-26 05:40:24 +00:00
|
|
|
/* Fills a memory region with specified byte value
|
2005-06-21 13:25:18 +00:00
|
|
|
* This version is optimized for speed
|
|
|
|
*
|
|
|
|
* arguments:
|
|
|
|
* (4,%sp) - start address
|
|
|
|
* (8,%sp) - data
|
|
|
|
* (12,%sp) - length
|
|
|
|
*
|
|
|
|
* return value:
|
|
|
|
* %d0 - start address (like ANSI version)
|
|
|
|
*
|
|
|
|
* register usage:
|
|
|
|
* %d0 - data (spread to all 4 bytes when using long stores)
|
2005-06-21 18:15:35 +00:00
|
|
|
* %d1 - temporary / data (for burst transfer)
|
|
|
|
* %d2 - data (for burst transfer)
|
|
|
|
* %d3 - data (for burst transfer)
|
2005-06-21 13:25:18 +00:00
|
|
|
* %a0 - start address
|
|
|
|
* %a1 - current address (runs down from end to start)
|
2005-06-21 18:15:35 +00:00
|
|
|
*
|
|
|
|
* For maximum speed this routine uses both long stores and burst mode,
|
|
|
|
* storing whole lines with movem.l. The routine fills memory from end
|
|
|
|
* to start in order to ease returning the start address.
|
2004-10-26 05:40:24 +00:00
|
|
|
*/
|
|
|
|
memset:
|
2005-06-21 13:25:18 +00:00
|
|
|
move.l (4,%sp),%a0 /* start address */
|
|
|
|
move.l (8,%sp),%d0 /* data */
|
|
|
|
move.l (12,%sp),%a1 /* length */
|
2005-06-21 18:15:35 +00:00
|
|
|
add.l %a0,%a1 /* %a1 = end address */
|
2005-06-21 13:25:18 +00:00
|
|
|
|
|
|
|
move.l %a0,%d1
|
2005-06-21 18:15:35 +00:00
|
|
|
addq.l #7,%d1
|
|
|
|
and.l #0xFFFFFFFC,%d1 /* %d1 = first long bound + 4 */
|
2005-06-21 13:25:18 +00:00
|
|
|
cmp.l %d1,%a1 /* at least one aligned longword to fill? */
|
|
|
|
blo.b .no_longs /* no, jump directly to byte loop */
|
|
|
|
|
|
|
|
and.l #0xFF,%d0 /* start: spread data to all 4 bytes */
|
|
|
|
move.l %d0,%d1
|
|
|
|
lsl.l #8,%d1
|
|
|
|
or.l %d1,%d0 /* data now in 2 lower bytes of %d0 */
|
|
|
|
move.l %d0,%d1
|
|
|
|
swap %d0
|
|
|
|
or.l %d1,%d0 /* data now in all 4 bytes of %d0 */
|
|
|
|
|
2005-06-21 18:15:35 +00:00
|
|
|
move.l %a1,%d1
|
2005-06-21 13:25:18 +00:00
|
|
|
and.l #0xFFFFFFFC,%d1 /* %d1 = last long bound */
|
|
|
|
cmp.l %d1,%a1 /* any bytes to set? */
|
|
|
|
bls.b .end_b1 /* no: skip byte loop */
|
|
|
|
|
|
|
|
/* leading byte loop: sets 0..3 bytes */
|
|
|
|
.loop_b1:
|
|
|
|
move.b %d0,-(%a1) /* store byte */
|
|
|
|
cmp.l %d1,%a1 /* runs %a1 down to last long bound */
|
|
|
|
bhi.b .loop_b1
|
|
|
|
|
|
|
|
.end_b1:
|
2005-06-22 07:44:21 +00:00
|
|
|
moveq.l #31,%d1
|
|
|
|
add.l %a0,%d1
|
2005-06-21 18:15:35 +00:00
|
|
|
and.l #0xFFFFFFF0,%d1 /* %d1 = first line bound + 16 */
|
|
|
|
cmp.l %d1,%a1 /* at least one full line to fill? */
|
|
|
|
blo.b .no_lines /* no, jump to longword loop */
|
|
|
|
|
|
|
|
mov.l %a1,%d1
|
|
|
|
and.l #0xFFFFFFF0,%d1 /* %d1 = last line bound */
|
|
|
|
cmp.l %d1,%a1 /* any longwords to set? */
|
|
|
|
bls.b .end_l1 /* no: skip longword loop */
|
|
|
|
|
|
|
|
/* leading longword loop: sets 0..3 longwords */
|
|
|
|
.loop_l1:
|
|
|
|
move.l %d0,-(%a1) /* store longword */
|
|
|
|
cmp.l %d1,%a1 /* runs %a1 down to last line bound */
|
|
|
|
bhi.b .loop_l1
|
|
|
|
|
|
|
|
.end_l1:
|
|
|
|
move.l %d2,-(%sp) /* free some registers */
|
|
|
|
move.l %d3,-(%sp)
|
2005-10-22 08:06:49 +00:00
|
|
|
|
2005-06-21 18:15:35 +00:00
|
|
|
move.l %d0,%d1 /* spread data to 4 data registers */
|
|
|
|
move.l %d0,%d2
|
|
|
|
move.l %d0,%d3
|
2005-10-22 08:06:49 +00:00
|
|
|
lea.l (15,%a0),%a0 /* start address += 15, acct. for trl. data */
|
2005-06-21 18:15:35 +00:00
|
|
|
|
|
|
|
/* main loop: set whole lines utilising burst mode */
|
|
|
|
.loop_line:
|
|
|
|
lea.l (-16,%a1),%a1 /* pre-decrement */
|
|
|
|
movem.l %d0-%d3,(%a1) /* store line */
|
2005-10-22 08:06:49 +00:00
|
|
|
cmp.l %a0,%a1 /* runs %a1 down to first line bound */
|
2005-06-21 18:15:35 +00:00
|
|
|
bhi.b .loop_line
|
2005-10-22 08:06:49 +00:00
|
|
|
|
|
|
|
lea.l (-15,%a0),%a0 /* correct start address */
|
|
|
|
move.l (%sp)+,%d3 /* restore registers */
|
2005-06-21 18:15:35 +00:00
|
|
|
move.l (%sp)+,%d2
|
|
|
|
|
|
|
|
move.l %a0,%d1 /* %d1 = start address ... */
|
|
|
|
addq.l #3,%d1 /* ... +3, account for possible trailing bytes */
|
2005-10-22 08:06:49 +00:00
|
|
|
cmp.l %d1,%a1 /* any longwords left */
|
|
|
|
bhi.b .loop_l2 /* yes: jump to longword loop */
|
|
|
|
bra.b .no_longs /* no: skip loop */
|
2005-06-21 18:15:35 +00:00
|
|
|
|
|
|
|
.no_lines:
|
2005-06-21 13:25:18 +00:00
|
|
|
move.l %a0,%d1 /* %d1 = start address ... */
|
|
|
|
addq.l #3,%d1 /* ... +3, account for possible trailing bytes */
|
2005-10-22 08:06:49 +00:00
|
|
|
|
2005-06-21 18:15:35 +00:00
|
|
|
/* trailing longword loop */
|
|
|
|
.loop_l2:
|
2005-06-21 13:25:18 +00:00
|
|
|
move.l %d0,-(%a1) /* store longword */
|
|
|
|
cmp.l %d1,%a1 /* runs %a1 down to first long bound */
|
2005-06-21 18:15:35 +00:00
|
|
|
bhi.b .loop_l2
|
2005-06-21 13:25:18 +00:00
|
|
|
|
|
|
|
.no_longs:
|
|
|
|
cmp.l %a0,%a1 /* any bytes left? */
|
|
|
|
bls.b .end_b2 /* no: skip loop */
|
|
|
|
|
|
|
|
/* trailing byte loop */
|
|
|
|
.loop_b2:
|
|
|
|
move.b %d0,-(%a1) /* store byte */
|
|
|
|
cmp.l %a0,%a1 /* runs %a1 down to start address */
|
|
|
|
bhi.b .loop_b2
|
|
|
|
|
|
|
|
.end_b2:
|
|
|
|
move.l %a0,%d0 /* return start address */
|
|
|
|
rts
|
|
|
|
|
|
|
|
.end:
|
|
|
|
.size memset,.end-memset
|
2004-10-26 05:40:24 +00:00
|
|
|
#endif
|