2007-05-02 22:33:24 +00:00
|
|
|
/***************************************************************************
|
|
|
|
* __________ __ ___.
|
|
|
|
* Open \______ \ ____ ____ | | _\_ |__ _______ ___
|
|
|
|
* Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ /
|
|
|
|
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
|
|
|
|
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
|
|
|
|
* \/ \/ \/ \/ \/
|
|
|
|
* $Id$
|
|
|
|
*
|
|
|
|
* Copyright (C) 2005 by Dave Chapman
|
|
|
|
*
|
2008-06-28 18:10:04 +00:00
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License
|
|
|
|
* as published by the Free Software Foundation; either version 2
|
|
|
|
* of the License, or (at your option) any later version.
|
2007-05-02 22:33:24 +00:00
|
|
|
*
|
|
|
|
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
|
|
|
|
* KIND, either express or implied.
|
|
|
|
*
|
|
|
|
****************************************************************************/
|
|
|
|
#ifndef _WM8751_H
|
|
|
|
#define _WM8751_H
|
|
|
|
|
2013-04-15 16:39:04 +00:00
|
|
|
#if defined(HAVE_WM8750)
|
2011-03-14 09:58:19 +00:00
|
|
|
#define AUDIOHW_CAPS (BASS_CAP | TREBLE_CAP | PRESCALER_CAP | \
|
|
|
|
BASS_CUTOFF_CAP | TREBLE_CUTOFF_CAP | \
|
2013-04-13 03:35:47 +00:00
|
|
|
DEPTH_3D_CAP | LIN_GAIN_CAP | MIC_GAIN_CAP)
|
2016-08-21 19:28:13 +00:00
|
|
|
/* Percentage from 0% to 100% in steps of 6.66%:
|
|
|
|
* Values: 0, 1, 2, ... 14, 15
|
|
|
|
* => 0%, 6%, 14%, ..., 93%, 100%
|
|
|
|
*/
|
2013-04-13 03:35:47 +00:00
|
|
|
AUDIOHW_SETTING(DEPTH_3D, "%", 0, 1, 0, 15, 0, (100 * val + 8) / 15)
|
|
|
|
#ifdef HAVE_RECORDING
|
|
|
|
/* PGA -17.25dB to 30.0dB in 0.75dB increments 64 steps
|
|
|
|
* digital gain 0dB to 30.0dB in 0.5dB increments
|
|
|
|
* we use 0.75dB fake steps through whole range
|
|
|
|
*
|
2016-08-21 19:28:13 +00:00
|
|
|
* This combined gives -17.25 to 60.0dB
|
2013-04-13 03:35:47 +00:00
|
|
|
*/
|
2016-08-21 19:28:13 +00:00
|
|
|
AUDIOHW_SETTING(LEFT_GAIN, "dB", 2, 75,-1725, 6000, 0)
|
|
|
|
AUDIOHW_SETTING(RIGHT_GAIN, "dB", 2, 75,-1725, 6000, 0)
|
|
|
|
AUDIOHW_SETTING(MIC_GAIN, "dB", 2, 75,-1725, 6000, 3000)
|
2007-05-02 22:33:24 +00:00
|
|
|
|
2010-04-29 13:14:43 +00:00
|
|
|
void audiohw_set_recsrc(int source, bool recording);
|
2013-04-13 03:35:47 +00:00
|
|
|
#endif /* HAVE_RECORDING */
|
|
|
|
#else /* !HAVE_WM8750 */
|
|
|
|
#define AUDIOHW_CAPS (BASS_CAP | TREBLE_CAP | PRESCALER_CAP | \
|
|
|
|
BASS_CUTOFF_CAP | TREBLE_CUTOFF_CAP | \
|
|
|
|
LINEOUT_CAP)
|
|
|
|
#endif /* HAVE_WM8750 */
|
|
|
|
|
|
|
|
AUDIOHW_SETTING(VOLUME, "dB", 0, 1, -74, 6, -25)
|
|
|
|
AUDIOHW_SETTING(BASS, "dB", 1, 15, -60, 90, 0)
|
|
|
|
AUDIOHW_SETTING(TREBLE, "dB", 1, 15, -60, 90, 0)
|
|
|
|
AUDIOHW_SETTING(BASS_CUTOFF, "Hz", 0, 70, 130, 200, 200)
|
|
|
|
AUDIOHW_SETTING(TREBLE_CUTOFF, "kHz", 0, 4, 4, 8, 4)
|
2007-05-02 22:33:24 +00:00
|
|
|
|
|
|
|
/* Register addresses and bits */
|
|
|
|
#define OUTPUT_MUTED 0x2f
|
|
|
|
#define OUTPUT_0DB 0x79
|
|
|
|
|
2010-04-29 13:14:43 +00:00
|
|
|
#if defined(HAVE_WM8750)
|
|
|
|
#define LINVOL 0x00
|
|
|
|
#define LINVOL_LINVOL(x) ((x) & 0x3f)
|
|
|
|
#define LINVOL_LIZC (1 << 6)
|
|
|
|
#define LINVOL_LINMUTE (1 << 7)
|
|
|
|
#define LINVOL_LIVU (1 << 8)
|
|
|
|
|
|
|
|
#define RINVOL 0x01
|
|
|
|
#define RINVOL_RINVOL(x) ((x) & 0x3f)
|
|
|
|
#define RINVOL_RIZC (1 << 6)
|
|
|
|
#define RINVOL_RINMUTE (1 << 7)
|
|
|
|
#define RINVOL_RIVU (1 << 8)
|
|
|
|
#endif
|
|
|
|
|
2007-05-02 22:33:24 +00:00
|
|
|
#define LOUT1 0x02
|
2011-03-14 09:58:19 +00:00
|
|
|
#define LOUT1_LOUT1VOL_MASK 0x07f
|
2007-05-02 22:33:24 +00:00
|
|
|
#define LOUT1_LOUT1VOL(x) ((x) & 0x7f)
|
|
|
|
#define LOUT1_LO1ZC (1 << 7)
|
|
|
|
#define LOUT1_LO1VU (1 << 8)
|
|
|
|
|
|
|
|
#define ROUT1 0x03
|
2011-03-14 09:58:19 +00:00
|
|
|
#define ROUT1_ROUT1VOL_MASK 0x17f
|
2007-05-02 22:33:24 +00:00
|
|
|
#define ROUT1_ROUT1VOL(x) ((x) & 0x7f)
|
|
|
|
#define ROUT1_RO1ZC (1 << 7)
|
|
|
|
#define ROUT1_RO1VU (1 << 8)
|
|
|
|
|
|
|
|
#define DACCTRL 0x05
|
|
|
|
#define DACCTRL_DEEMPH_NONE (0 << 1)
|
|
|
|
#define DACCTRL_DEEMPH_32 (1 << 1)
|
|
|
|
#define DACCTRL_DEEMPH_44 (2 << 1)
|
|
|
|
#define DACCTRL_DEEMPH_48 (3 << 1)
|
|
|
|
#define DACCTRL_DEEMPH(x) ((x) & (0x3 << 1))
|
|
|
|
#define DACCTRL_DACMU (1 << 3)
|
|
|
|
#define DACCTRL_DAT (1 << 7)
|
|
|
|
|
|
|
|
#define AINTFCE 0x07
|
|
|
|
#define AINTFCE_FORMAT_RJUST (0 << 0)
|
|
|
|
#define AINTFCE_FORMAT_LJUST (1 << 0)
|
|
|
|
#define AINTFCE_FORMAT_I2S (2 << 0)
|
|
|
|
#define AINTFCE_FORMAT_DSP (3 << 0)
|
|
|
|
#define AINTFCE_FORMAT(x) ((x) & 0x3)
|
|
|
|
#define AINTFCE_WL_16 (0 << 2)
|
|
|
|
#define AINTFCE_WL_20 (1 << 2)
|
|
|
|
#define AINTFCE_WL_24 (2 << 2)
|
|
|
|
#define AINTFCE_WL_32 (3 << 2)
|
|
|
|
#define AINTFCE_WL(x) ((x) & (0x3 << 2))
|
|
|
|
#define AINTFCE_LRP (1 << 4)
|
|
|
|
#define AINTFCE_LRSWAP (1 << 5)
|
|
|
|
#define AINTFCE_MS (1 << 6)
|
|
|
|
#define AINTFCE_BCLKINV (1 << 7)
|
|
|
|
|
|
|
|
#define CLOCKING 0x08
|
|
|
|
#define CLOCKING_SR_USB (1 << 0)
|
|
|
|
#define CLOCKING_SR(x) ((x) & (0x1f << 1))
|
|
|
|
#define CLOCKING_MCLK_DIV2 (1 << 6)
|
|
|
|
#define CLOCKING_BCLK_DIV2 (1 << 7)
|
|
|
|
|
|
|
|
#define LEFTGAIN 0x0a
|
2010-05-11 04:02:45 +00:00
|
|
|
#define LEFTGAIN_LDACVOL 0xff
|
2007-05-02 22:33:24 +00:00
|
|
|
#define LEFTGAIN_LDVU (1 << 8)
|
|
|
|
|
|
|
|
#define RIGHTGAIN 0x0b
|
2010-05-11 04:02:45 +00:00
|
|
|
#define RIGHTGAIN_RDACVOL 0xff
|
|
|
|
#define RIGHTGAIN_RDVU (1 << 8)
|
2007-05-02 22:33:24 +00:00
|
|
|
|
|
|
|
#define BASSCTRL 0x0c
|
2011-03-14 09:58:19 +00:00
|
|
|
#define BASSCTRL_BASS_MASK 0x0f
|
2007-05-02 22:33:24 +00:00
|
|
|
#define BASSCTRL_BASS(x) ((x) & 0xf)
|
2007-07-17 00:23:56 +00:00
|
|
|
#define BASSCTRL_BC (1 << 6)
|
|
|
|
#define BASSCTRL_BB (1 << 7)
|
2007-05-02 22:33:24 +00:00
|
|
|
|
|
|
|
#define TREBCTRL 0x0d
|
2011-03-14 09:58:19 +00:00
|
|
|
#define TREBCTRL_TREB_MASK 0x0f
|
2007-05-02 22:33:24 +00:00
|
|
|
#define TREBCTRL_TREB(x) ((x) & 0xf)
|
2007-07-17 00:23:56 +00:00
|
|
|
#define TREBCTRL_TC (1 << 6)
|
2007-05-02 22:33:24 +00:00
|
|
|
|
|
|
|
#define RESET 0x0f
|
|
|
|
#define RESET_RESET 0x000
|
|
|
|
|
2010-04-29 13:14:43 +00:00
|
|
|
#if defined(HAVE_WM8750)
|
2010-04-26 21:40:00 +00:00
|
|
|
#define ENHANCE_3D 0x10
|
|
|
|
#define ENHANCE_3D_3DEN (1 << 0)
|
|
|
|
#define ENHANCE_3D_DEPTH(x) (((x) & 0xf) << 1)
|
2011-03-14 09:58:19 +00:00
|
|
|
#define ENHANCE_3D_DEPTH_MASK (0x0f << 1)
|
2010-04-26 21:40:00 +00:00
|
|
|
#define ENHANCE_3D_3DLC (1 << 5)
|
|
|
|
#define ENHANCE_3D_3DUC (1 << 6)
|
|
|
|
#define ENHANCE_3D_MODE3D_PLAYBACK (1 << 7)
|
|
|
|
#define ENHANCE_3D_MODE3D_RECORD (0 << 7)
|
|
|
|
|
2010-04-29 13:14:43 +00:00
|
|
|
#define ALC1 0x11
|
2010-07-27 20:57:33 +00:00
|
|
|
#define ALC1_ALCL(x) ((x) & 0x0f)
|
|
|
|
#define ALC1_MAXGAIN(x) (((x) & 0x07) << 4)
|
2010-04-29 13:14:43 +00:00
|
|
|
#define ALC1_ALCSEL_DISABLED (0 << 7)
|
|
|
|
#define ALC1_ALCSEL_RIGHT (1 << 7)
|
|
|
|
#define ALC1_ALCSEL_LEFT (2 << 7)
|
|
|
|
#define ALC1_ALCSEL_STEREO (3 << 7)
|
2011-03-14 09:58:19 +00:00
|
|
|
#define ALC1_ALCSEL_MASK (3 << 7)
|
2010-04-29 13:14:43 +00:00
|
|
|
|
|
|
|
#define ALC2 0x12
|
|
|
|
#define ALC2_HLD(x) ((x) & 0x0f)
|
|
|
|
#define ALC2_ALCZC (1 << 7)
|
|
|
|
|
|
|
|
#define ALC3 0x13
|
|
|
|
#define ALC3_ATK(x) ((x) & 0x0f)
|
2010-07-27 20:57:33 +00:00
|
|
|
#define ALC3_DCY(x) (((x) & 0x0f) << 4)
|
2010-04-29 13:14:43 +00:00
|
|
|
|
|
|
|
#define NGAT 0x14
|
|
|
|
#define NGAT_NGAT (1 << 0)
|
|
|
|
#define NGAT_NGG_CONST (0 << 1)
|
|
|
|
#define NGAT_NGG_MUTEADC (1 << 1)
|
2010-07-27 20:57:33 +00:00
|
|
|
#define NGAT_NGG(x) (((x) & 0x3) << 1)
|
|
|
|
#define NGAT_NGTH(x) (((x) & 0x1f) << 3)
|
2011-03-14 09:58:19 +00:00
|
|
|
|
|
|
|
#define LADCVOL 0x15
|
|
|
|
#define LADCVOL_LADCVOL(x) ((x) & 0xff)
|
|
|
|
#define LADCVOL_LAVU (1 << 8)
|
|
|
|
|
|
|
|
#define RADCVOL 0x16
|
|
|
|
#define RADCVOL_RADCVOL(x) ((x) & 0xff)
|
|
|
|
#define RADCVOL_RAVU (1 << 8)
|
2010-04-29 13:14:43 +00:00
|
|
|
#endif
|
|
|
|
|
2007-05-02 22:33:24 +00:00
|
|
|
#define ADDITIONAL1 0x17
|
|
|
|
#define ADDITIONAL1_TOEN (1 << 0)
|
|
|
|
#define ADDITIONAL1_DACINV (1 << 1)
|
|
|
|
#define ADDITIONAL1_DMONOMIX_LLRR (0 << 4)
|
|
|
|
#define ADDITIONAL1_DMONOMIX_ML0R (1 << 4)
|
|
|
|
#define ADDITIONAL1_DMONOMIX_0LMR (2 << 4)
|
|
|
|
#define ADDITIONAL1_DMONOMIX_MLMR (3 << 4)
|
|
|
|
#define ADDITIONAL1_DMONOMIX(x) ((x) & (0x03 << 4))
|
|
|
|
#define ADDITIONAL1_VSEL_LOWEST (0 << 6)
|
|
|
|
#define ADDITIONAL1_VSEL_LOW (1 << 6)
|
|
|
|
#define ADDITIONAL1_VSEL_DEFAULT2 (2 << 6)
|
|
|
|
#define ADDITIONAL1_VSEL_DEFAULT (3 << 6)
|
|
|
|
#define ADDITIONAL1_VSEL(x) ((x) & (0x3 << 6))
|
2011-03-14 09:58:19 +00:00
|
|
|
#define ADDITIONAL1_VSEL_MASK (3 << 6)
|
2007-07-17 00:23:56 +00:00
|
|
|
#define ADDITIONAL1_TSDEN (1 << 8)
|
2007-05-02 22:33:24 +00:00
|
|
|
|
|
|
|
#define ADDITIONAL2 0x18
|
|
|
|
#define ADDITIONAL2_DACOSR (1 << 0)
|
2007-07-17 00:23:56 +00:00
|
|
|
#define ADDITIONAL2_HPSWZC (1 << 3)
|
|
|
|
#define ADDITIONAL2_ROUT2INV (1 << 4)
|
|
|
|
#define ADDITIONAL2_HPSWPOL (1 << 5)
|
|
|
|
#define ADDITIONAL2_HPSWEN (1 << 6)
|
|
|
|
#define ADDITIONAL2_OUT3SW_VREF (0 << 7)
|
|
|
|
#define ADDITIONAL2_OUT3SW_ROUT1 (1 << 7)
|
|
|
|
#define ADDITIONAL2_OUT3SW_MONOOUT (2 << 7)
|
|
|
|
#define ADDITIONAL2_OUT3SW_R_MIX_OUT (3 << 7)
|
|
|
|
#define ADDITIONAL2_OUT3SW(x) ((x) & (0x3 << 7))
|
2007-05-02 22:33:24 +00:00
|
|
|
|
|
|
|
#define PWRMGMT1 0x19
|
|
|
|
#define PWRMGMT1_DIGENB (1 << 0)
|
2010-04-29 13:14:43 +00:00
|
|
|
#if defined(HAVE_WM8750)
|
|
|
|
#define PWRMGMT1_MICBIAS (1 << 1)
|
|
|
|
#define PWRMGMT1_ADCR (1 << 2)
|
|
|
|
#define PWRMGMT1_ADCL (1 << 3)
|
|
|
|
#define PWRMGMT1_AINR (1 << 4)
|
|
|
|
#define PWRMGMT1_AINL (1 << 5)
|
|
|
|
#endif
|
2007-05-02 22:33:24 +00:00
|
|
|
#define PWRMGMT1_VREF (1 << 6)
|
|
|
|
#define PWRMGMT1_VMIDSEL_DISABLED (0 << 7)
|
|
|
|
#define PWRMGMT1_VMIDSEL_50K (1 << 7)
|
|
|
|
#define PWRMGMT1_VMIDSEL_500K (2 << 7)
|
|
|
|
#define PWRMGMT1_VMIDSEL_5K (3 << 7)
|
|
|
|
#define PWRMGMT1_VMIDSEL(x) ((x) & (0x3 << 7))
|
2011-03-14 09:58:19 +00:00
|
|
|
#define PWRMGMT1_VMIDSEL_MASK ((1<<8)|(1<<7))
|
2007-05-02 22:33:24 +00:00
|
|
|
|
|
|
|
#define PWRMGMT2 0x1a
|
|
|
|
#define PWRMGMT2_OUT3 (1 << 1)
|
2007-07-17 00:23:56 +00:00
|
|
|
#define PWRMGMT2_MOUT (1 << 2)
|
|
|
|
#define PWRMGMT2_ROUT2 (1 << 3)
|
|
|
|
#define PWRMGMT2_LOUT2 (1 << 4)
|
|
|
|
#define PWRMGMT2_ROUT1 (1 << 5)
|
|
|
|
#define PWRMGMT2_LOUT1 (1 << 6)
|
|
|
|
#define PWRMGMT2_DACR (1 << 7)
|
|
|
|
#define PWRMGMT2_DACL (1 << 8)
|
2007-05-02 22:33:24 +00:00
|
|
|
|
|
|
|
#define ADDITIONAL3 0x1b
|
|
|
|
#define ADDITIONAL3_ADCLRM ((x) & (0x3 << 7))
|
|
|
|
#define ADDITIONAL3_HPFLREN (1 << 5)
|
2007-07-17 00:23:56 +00:00
|
|
|
#define ADDITIONAL3_VROI (1 << 6)
|
2007-05-02 22:33:24 +00:00
|
|
|
|
2010-04-29 13:14:43 +00:00
|
|
|
#if defined(HAVE_WM8750)
|
|
|
|
#define ADCIM 0x1f
|
|
|
|
#define ADCIM_LDCM (1 << 4)
|
|
|
|
#define ADCIM_RDCM (1 << 5)
|
|
|
|
#define ADCIM_MONOMIX_STEREO (0 << 6)
|
|
|
|
#define ADCIM_MONOMIX_AMONOL (1 << 6)
|
|
|
|
#define ADCIM_MONOMIX_AMONOR (2 << 6)
|
|
|
|
#define ADCIM_MONOMIX_DMONO (3 << 6)
|
|
|
|
#define ADCIM_MONOMIX(x) ((x) & (0x3 << 6))
|
|
|
|
#define ADCIM_DS (1 << 8)
|
|
|
|
|
|
|
|
#define ADCL 0x20
|
|
|
|
#define ADCL_LMICBOOST_DISABLED (0 << 4)
|
|
|
|
#define ADCL_LMICBOOST_13DB (1 << 4)
|
|
|
|
#define ADCL_LMICBOOST_20DB (2 << 4)
|
|
|
|
#define ADCL_LMICBOOST_29DB (3 << 4)
|
2010-07-02 21:09:28 +00:00
|
|
|
#define ADCL_LMICBOOST(x) (((x) & 0x3) << 4))
|
2010-04-29 13:14:43 +00:00
|
|
|
#define ADCL_LINSEL_LINPUT1 (0 << 6)
|
|
|
|
#define ADCL_LINSEL_LINPUT2 (1 << 6)
|
|
|
|
#define ADCL_LINSEL_LINPUT3 (2 << 6)
|
2011-03-14 09:58:19 +00:00
|
|
|
#define ADCL_LINSEL_DIFF (3 << 6)
|
|
|
|
#define ADCL_LINSEL_MASK (3 << 6)
|
2010-04-29 13:14:43 +00:00
|
|
|
|
|
|
|
#define ADCR 0x21
|
|
|
|
#define ADCR_RMICBOOST_DISABLED (0 << 4)
|
|
|
|
#define ADCR_RMICBOOST_13DB (1 << 4)
|
|
|
|
#define ADCR_RMICBOOST_20DB (2 << 4)
|
|
|
|
#define ADCR_RMICBOOST_29DB (3 << 4)
|
|
|
|
#define ADCR_RMICBOOST(x) ((x) & (0x3 << 7))
|
|
|
|
#define ADCR_RINSEL_RINPUT1 (0 << 6)
|
|
|
|
#define ADCR_RINSEL_RINPUT2 (1 << 6)
|
|
|
|
#define ADCR_RINSEL_RINPUT3 (2 << 6)
|
|
|
|
#define ADCR_RINSEL_DIFF (3 << 6)
|
2011-03-14 09:58:19 +00:00
|
|
|
#define ADCR_RINSEL_MASK (3 << 6)
|
2010-04-29 13:14:43 +00:00
|
|
|
#endif
|
|
|
|
|
2007-05-02 22:33:24 +00:00
|
|
|
#define LEFTMIX1 0x22
|
2010-04-29 13:14:43 +00:00
|
|
|
#if defined(HAVE_WM8750)
|
|
|
|
#define LEFTMIX1_LMIXSEL_LINPUT1 (0 << 0)
|
|
|
|
#define LEFTMIX1_LMIXSEL_LINPUT2 (1 << 0)
|
|
|
|
#define LEFTMIX1_LMIXSEL_LINPUT3 (2 << 0)
|
|
|
|
#define LEFTMIX1_LMIXSEL_ADCLIN (3 << 0)
|
|
|
|
#define LEFTMIX1_LMIXSEL_DIFF (4 << 0)
|
|
|
|
#endif
|
2007-05-02 22:33:24 +00:00
|
|
|
#define LEFTMIX1_LI2LO_DEFAULT (5 << 4)
|
|
|
|
#define LEFTMIX1_LI2LOVOL(x) ((x) & (0x7 << 4))
|
2011-03-14 09:58:19 +00:00
|
|
|
#define LEFTMIX1_LI2LOVOL_MASK (0x7 << 4)
|
2007-07-17 00:23:56 +00:00
|
|
|
#define LEFTMIX1_LI2LO (1 << 7)
|
|
|
|
#define LEFTMIX1_LD2LO (1 << 8)
|
2007-05-02 22:33:24 +00:00
|
|
|
|
|
|
|
#define LEFTMIX2 0x23
|
|
|
|
#define LEFTMIX2_MI2LO_DEFAULT (5 << 4)
|
|
|
|
#define LEFTMIX2_MI2LOVOL(x) ((x) & (0x7 << 4))
|
2010-04-29 13:14:43 +00:00
|
|
|
#if defined(HAVE_WM8750)
|
|
|
|
#define LEFTMIX2_RI2LO (1 << 7)
|
|
|
|
#elif defined(HAVE_WM8751)
|
2007-07-17 00:23:56 +00:00
|
|
|
#define LEFTMIX2_MI2LO (1 << 7)
|
2010-04-29 13:14:43 +00:00
|
|
|
#endif
|
2007-07-17 00:23:56 +00:00
|
|
|
#define LEFTMIX2_RD2LO (1 << 8)
|
2007-05-02 22:33:24 +00:00
|
|
|
|
|
|
|
#define RIGHTMIX1 0x24
|
2010-04-29 13:14:43 +00:00
|
|
|
#if defined(HAVE_WM8750)
|
|
|
|
#define RIGHTMIX1_RMIXSEL_RINPUT1 (0 << 0)
|
|
|
|
#define RIGHTMIX1_RMIXSEL_RINPUT2 (1 << 0)
|
|
|
|
#define RIGHTMIX1_RMIXSEL_RINPUT3 (2 << 0)
|
|
|
|
#define RIGHTMIX1_RMIXSEL_ADCRIN (3 << 0)
|
|
|
|
#define RIGHTMIX1_RMIXSEL_DIFF (4 << 0)
|
|
|
|
#define RIGHTMIX1_LI2RO_DEFAULT (5 << 4)
|
|
|
|
#define RIGHTMIX1_LI2ROVOL(x) ((x) & (0x7 << 4))
|
|
|
|
#define RIGHTMIX1_LI2RO (1 << 7)
|
|
|
|
#define RIGHTMIX1_LD2RO (1 << 8)
|
|
|
|
#elif defined(HAVE_WM8751)
|
2007-05-02 22:33:24 +00:00
|
|
|
#define RIGHTMIX1_MI2RO_DEFAULT (5 << 4)
|
|
|
|
#define RIGHTMIX1_MI2ROVOL(x) ((x) & (0x7 << 4))
|
2007-07-17 00:23:56 +00:00
|
|
|
#define RIGHTMIX1_MI2RO (1 << 7)
|
|
|
|
#define RIGHTMIX1_LD2RO (1 << 8)
|
2010-04-29 13:14:43 +00:00
|
|
|
#endif
|
2007-05-02 22:33:24 +00:00
|
|
|
|
|
|
|
#define RIGHTMIX2 0x25
|
2010-04-29 13:14:43 +00:00
|
|
|
#if defined(HAVE_WM8750)
|
|
|
|
#define RIGHTMIX2_RMIXSEL_RINPUT1 (0 << 0)
|
|
|
|
#define RIGHTMIX2_RMIXSEL_RINPUT2 (1 << 0)
|
|
|
|
#define RIGHTMIX2_RMIXSEL_RINPUT3 (2 << 0)
|
|
|
|
#define RIGHTMIX2_RMIXSEL_ADCRIN (3 << 0)
|
|
|
|
#define RIGHTMIX2_RMIXSEL_DIFF (4 << 0)
|
|
|
|
#endif
|
2007-05-02 22:33:24 +00:00
|
|
|
#define RIGHTMIX2_RI2RO_DEFAULT (5 << 4)
|
|
|
|
#define RIGHTMIX2_RI2ROVOL(x) ((x) & (0x7 << 4))
|
2011-03-14 09:58:19 +00:00
|
|
|
#define RIGHTMIX2_RI2ROVOL_MASK (0x7 << 4)
|
2007-07-17 00:23:56 +00:00
|
|
|
#define RIGHTMIX2_RI2RO (1 << 7)
|
|
|
|
#define RIGHTMIX2_RD2RO (1 << 8)
|
2007-05-02 22:33:24 +00:00
|
|
|
|
|
|
|
#define MONOMIX1 0x26
|
2007-07-17 00:23:56 +00:00
|
|
|
#define MONOMIX1_DMEN (1 << 0)
|
2007-05-02 22:33:24 +00:00
|
|
|
#define MONOMIX1_LI2MOVOL(x) ((x) & (0x7 << 4))
|
|
|
|
#define MONOMIX1_LI2MO (1 << 7)
|
|
|
|
#define MONOMIX1_LD2MO (1 << 8)
|
|
|
|
|
|
|
|
#define MONOMIX2 0x27
|
|
|
|
#define MONOMIX2_RI2MOVOL(x) ((x) & (0x7 << 4))
|
2007-07-17 00:23:56 +00:00
|
|
|
#define MONOMIX2_RI2MO (1 << 7)
|
|
|
|
#define MONOMIX2_RD2MO (1 << 8)
|
2007-05-02 22:33:24 +00:00
|
|
|
|
|
|
|
#define LOUT2 0x28
|
2011-03-14 09:58:19 +00:00
|
|
|
#define LOUT2_LOUT2VOL_MASK 0x7f
|
2007-05-02 22:33:24 +00:00
|
|
|
#define LOUT2_LOUT2VOL(x) ((x) & 0x7f)
|
|
|
|
#define LOUT2_LO2ZC (1 << 7)
|
|
|
|
#define LOUT2_LO2VU (1 << 8)
|
|
|
|
|
|
|
|
#define ROUT2 0x29
|
2011-03-14 09:58:19 +00:00
|
|
|
#define ROUT2_ROUT2VOL_MASK 0x17f
|
2007-05-02 22:33:24 +00:00
|
|
|
#define ROUT2_ROUT2VOL(x) ((x) & 0x7f)
|
|
|
|
#define ROUT2_RO2ZC (1 << 7)
|
|
|
|
#define ROUT2_RO2VU (1 << 8)
|
|
|
|
|
|
|
|
#define MONOOUT 0x2a
|
|
|
|
#define MONOOUT_MOZC (1 << 7)
|
|
|
|
|
2011-03-14 09:58:19 +00:00
|
|
|
#define WM_NUM_REGS 0x2b
|
2013-04-13 03:35:47 +00:00
|
|
|
|
2007-05-02 22:33:24 +00:00
|
|
|
#endif /* _WM8751_H */
|