450 lines
15 KiB
C
450 lines
15 KiB
C
/***************************************************************************
|
|
* __________ __ ___.
|
|
* Open \______ \ ____ ____ | | _\_ |__ _______ ___
|
|
* Source | _// _ \_/ ___\| |/ /| __ \ / _ \ \/ /
|
|
* Jukebox | | ( <_> ) \___| < | \_\ ( <_> > < <
|
|
* Firmware |____|_ /\____/ \___ >__|_ \|___ /\____/__/\_ \
|
|
* \/ \/ \/ \/ \/
|
|
* $Id$
|
|
*
|
|
* Copyright (C) 2007 by Jens Arnold
|
|
* Based on the work of Alan Korr and others
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation; either version 2
|
|
* of the License, or (at your option) any later version.
|
|
*
|
|
* This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
|
|
* KIND, either express or implied.
|
|
*
|
|
****************************************************************************/
|
|
|
|
#include <stdio.h>
|
|
#include "config.h"
|
|
#include "system.h"
|
|
#include "lcd.h"
|
|
#include "font.h"
|
|
#include "led.h"
|
|
|
|
const unsigned bit_n_table[32] = {
|
|
1LU<< 0, 1LU<< 1, 1LU<< 2, 1LU<< 3,
|
|
1LU<< 4, 1LU<< 5, 1LU<< 6, 1LU<< 7,
|
|
1LU<< 8, 1LU<< 9, 1LU<<10, 1LU<<11,
|
|
1LU<<12, 1LU<<13, 1LU<<14, 1LU<<15,
|
|
1LU<<16, 1LU<<17, 1LU<<18, 1LU<<19,
|
|
1LU<<20, 1LU<<21, 1LU<<22, 1LU<<23,
|
|
1LU<<24, 1LU<<25, 1LU<<26, 1LU<<27,
|
|
1LU<<28, 1LU<<29, 1LU<<30, 1LU<<31
|
|
};
|
|
|
|
static const char* const irqname[] = {
|
|
"", "", "", "", "IllInstr", "", "IllSltIn","","",
|
|
"CPUAdrEr", "DMAAdrEr", "NMI", "UserBrk",
|
|
"","","","","","","","","","","","","","","","","","","",
|
|
"Trap32","Trap33","Trap34","Trap35","Trap36","Trap37","Trap38","Trap39",
|
|
"Trap40","Trap41","Trap42","Trap43","Trap44","Trap45","Trap46","Trap47",
|
|
"Trap48","Trap49","Trap50","Trap51","Trap52","Trap53","Trap54","Trap55",
|
|
"Trap56","Trap57","Trap58","Trap59","Trap60","Trap61","Trap62","Trap63",
|
|
"Irq0","Irq1","Irq2","Irq3","Irq4","Irq5","Irq6","Irq7",
|
|
"Dma0","","Dma1","","Dma2","","Dma3","",
|
|
"IMIA0","IMIB0","OVI0","", "IMIA1","IMIB1","OVI1","",
|
|
"IMIA2","IMIB2","OVI2","", "IMIA3","IMIB3","OVI3","",
|
|
"IMIA4","IMIB4","OVI4","",
|
|
"Ser0Err","Ser0Rx","Ser0Tx","Ser0TE",
|
|
"Ser1Err","Ser1Rx","Ser1Tx","Ser1TE",
|
|
"ParityEr","A/D conv","","","Watchdog","DRAMRefr"
|
|
};
|
|
|
|
#define RESERVE_INTERRUPT(number) "\t.long\t_UIE" #number "\n"
|
|
#define DEFAULT_INTERRUPT(name, number) "\t.weak\t_" #name \
|
|
"\n\t.set\t_" #name ",_UIE" #number \
|
|
"\n\t.long\t_" #name "\n"
|
|
|
|
asm (
|
|
|
|
/* Vector table.
|
|
* Handled in asm because gcc 4.x doesn't allow weak aliases to symbols
|
|
* defined in an asm block -- silly.
|
|
* Reset vectors (0..3) are handled in crt0.S */
|
|
|
|
".section\t.vectors,\"aw\",@progbits\n"
|
|
DEFAULT_INTERRUPT (GII, 4)
|
|
RESERVE_INTERRUPT ( 5)
|
|
DEFAULT_INTERRUPT (ISI, 6)
|
|
RESERVE_INTERRUPT ( 7)
|
|
RESERVE_INTERRUPT ( 8)
|
|
DEFAULT_INTERRUPT (CPUAE, 9)
|
|
DEFAULT_INTERRUPT (DMAAE, 10)
|
|
DEFAULT_INTERRUPT (NMI, 11)
|
|
DEFAULT_INTERRUPT (UB, 12)
|
|
RESERVE_INTERRUPT ( 13)
|
|
RESERVE_INTERRUPT ( 14)
|
|
RESERVE_INTERRUPT ( 15)
|
|
RESERVE_INTERRUPT ( 16) /* TCB #0 */
|
|
RESERVE_INTERRUPT ( 17) /* TCB #1 */
|
|
RESERVE_INTERRUPT ( 18) /* TCB #2 */
|
|
RESERVE_INTERRUPT ( 19) /* TCB #3 */
|
|
RESERVE_INTERRUPT ( 20) /* TCB #4 */
|
|
RESERVE_INTERRUPT ( 21) /* TCB #5 */
|
|
RESERVE_INTERRUPT ( 22) /* TCB #6 */
|
|
RESERVE_INTERRUPT ( 23) /* TCB #7 */
|
|
RESERVE_INTERRUPT ( 24) /* TCB #8 */
|
|
RESERVE_INTERRUPT ( 25) /* TCB #9 */
|
|
RESERVE_INTERRUPT ( 26) /* TCB #10 */
|
|
RESERVE_INTERRUPT ( 27) /* TCB #11 */
|
|
RESERVE_INTERRUPT ( 28) /* TCB #12 */
|
|
RESERVE_INTERRUPT ( 29) /* TCB #13 */
|
|
RESERVE_INTERRUPT ( 30) /* TCB #14 */
|
|
RESERVE_INTERRUPT ( 31) /* TCB #15 */
|
|
DEFAULT_INTERRUPT (TRAPA32, 32)
|
|
DEFAULT_INTERRUPT (TRAPA33, 33)
|
|
DEFAULT_INTERRUPT (TRAPA34, 34)
|
|
DEFAULT_INTERRUPT (TRAPA35, 35)
|
|
DEFAULT_INTERRUPT (TRAPA36, 36)
|
|
DEFAULT_INTERRUPT (TRAPA37, 37)
|
|
DEFAULT_INTERRUPT (TRAPA38, 38)
|
|
DEFAULT_INTERRUPT (TRAPA39, 39)
|
|
DEFAULT_INTERRUPT (TRAPA40, 40)
|
|
DEFAULT_INTERRUPT (TRAPA41, 41)
|
|
DEFAULT_INTERRUPT (TRAPA42, 42)
|
|
DEFAULT_INTERRUPT (TRAPA43, 43)
|
|
DEFAULT_INTERRUPT (TRAPA44, 44)
|
|
DEFAULT_INTERRUPT (TRAPA45, 45)
|
|
DEFAULT_INTERRUPT (TRAPA46, 46)
|
|
DEFAULT_INTERRUPT (TRAPA47, 47)
|
|
DEFAULT_INTERRUPT (TRAPA48, 48)
|
|
DEFAULT_INTERRUPT (TRAPA49, 49)
|
|
DEFAULT_INTERRUPT (TRAPA50, 50)
|
|
DEFAULT_INTERRUPT (TRAPA51, 51)
|
|
DEFAULT_INTERRUPT (TRAPA52, 52)
|
|
DEFAULT_INTERRUPT (TRAPA53, 53)
|
|
DEFAULT_INTERRUPT (TRAPA54, 54)
|
|
DEFAULT_INTERRUPT (TRAPA55, 55)
|
|
DEFAULT_INTERRUPT (TRAPA56, 56)
|
|
DEFAULT_INTERRUPT (TRAPA57, 57)
|
|
DEFAULT_INTERRUPT (TRAPA58, 58)
|
|
DEFAULT_INTERRUPT (TRAPA59, 59)
|
|
DEFAULT_INTERRUPT (TRAPA60, 60)
|
|
DEFAULT_INTERRUPT (TRAPA61, 61)
|
|
DEFAULT_INTERRUPT (TRAPA62, 62)
|
|
DEFAULT_INTERRUPT (TRAPA63, 63)
|
|
DEFAULT_INTERRUPT (IRQ0, 64)
|
|
DEFAULT_INTERRUPT (IRQ1, 65)
|
|
DEFAULT_INTERRUPT (IRQ2, 66)
|
|
DEFAULT_INTERRUPT (IRQ3, 67)
|
|
DEFAULT_INTERRUPT (IRQ4, 68)
|
|
DEFAULT_INTERRUPT (IRQ5, 69)
|
|
DEFAULT_INTERRUPT (IRQ6, 70)
|
|
DEFAULT_INTERRUPT (IRQ7, 71)
|
|
DEFAULT_INTERRUPT (DEI0, 72)
|
|
RESERVE_INTERRUPT ( 73)
|
|
DEFAULT_INTERRUPT (DEI1, 74)
|
|
RESERVE_INTERRUPT ( 75)
|
|
DEFAULT_INTERRUPT (DEI2, 76)
|
|
RESERVE_INTERRUPT ( 77)
|
|
DEFAULT_INTERRUPT (DEI3, 78)
|
|
RESERVE_INTERRUPT ( 79)
|
|
DEFAULT_INTERRUPT (IMIA0, 80)
|
|
DEFAULT_INTERRUPT (IMIB0, 81)
|
|
DEFAULT_INTERRUPT (OVI0, 82)
|
|
RESERVE_INTERRUPT ( 83)
|
|
DEFAULT_INTERRUPT (IMIA1, 84)
|
|
DEFAULT_INTERRUPT (IMIB1, 85)
|
|
DEFAULT_INTERRUPT (OVI1, 86)
|
|
RESERVE_INTERRUPT ( 87)
|
|
DEFAULT_INTERRUPT (IMIA2, 88)
|
|
DEFAULT_INTERRUPT (IMIB2, 89)
|
|
DEFAULT_INTERRUPT (OVI2, 90)
|
|
RESERVE_INTERRUPT ( 91)
|
|
DEFAULT_INTERRUPT (IMIA3, 92)
|
|
DEFAULT_INTERRUPT (IMIB3, 93)
|
|
DEFAULT_INTERRUPT (OVI3, 94)
|
|
RESERVE_INTERRUPT ( 95)
|
|
DEFAULT_INTERRUPT (IMIA4, 96)
|
|
DEFAULT_INTERRUPT (IMIB4, 97)
|
|
DEFAULT_INTERRUPT (OVI4, 98)
|
|
RESERVE_INTERRUPT ( 99)
|
|
DEFAULT_INTERRUPT (REI0, 100)
|
|
DEFAULT_INTERRUPT (RXI0, 101)
|
|
DEFAULT_INTERRUPT (TXI0, 102)
|
|
DEFAULT_INTERRUPT (TEI0, 103)
|
|
DEFAULT_INTERRUPT (REI1, 104)
|
|
DEFAULT_INTERRUPT (RXI1, 105)
|
|
DEFAULT_INTERRUPT (TXI1, 106)
|
|
DEFAULT_INTERRUPT (TEI1, 107)
|
|
RESERVE_INTERRUPT ( 108)
|
|
DEFAULT_INTERRUPT (ADITI, 109)
|
|
|
|
/* UIE# block.
|
|
* Must go into the same section as the UIE() handler */
|
|
|
|
"\t.text\n"
|
|
"_UIE4:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE5:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE6:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE7:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE8:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE9:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE10:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE11:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE12:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE13:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE14:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE15:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE16:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE17:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE18:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE19:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE20:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE21:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE22:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE23:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE24:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE25:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE26:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE27:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE28:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE29:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE30:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE31:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE32:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE33:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE34:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE35:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE36:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE37:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE38:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE39:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE40:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE41:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE42:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE43:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE44:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE45:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE46:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE47:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE48:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE49:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE50:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE51:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE52:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE53:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE54:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE55:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE56:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE57:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE58:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE59:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE60:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE61:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE62:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE63:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE64:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE65:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE66:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE67:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE68:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE69:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE70:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE71:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE72:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE73:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE74:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE75:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE76:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE77:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE78:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE79:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE80:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE81:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE82:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE83:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE84:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE85:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE86:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE87:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE88:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE89:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE90:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE91:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE92:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE93:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE94:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE95:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE96:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE97:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE98:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE99:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE100:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE101:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE102:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE103:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE104:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE105:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE106:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE107:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE108:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
"_UIE109:\tbsr\t_UIE\n\tmov.l\t@r15+,r4\n"
|
|
|
|
);
|
|
|
|
extern void UIE4(void); /* needed for calculating the UIE number */
|
|
|
|
void UIE (unsigned int pc) __attribute__((section(".text")));
|
|
void UIE (unsigned int pc) /* Unexpected Interrupt or Exception */
|
|
{
|
|
unsigned int n;
|
|
|
|
asm volatile ("sts\tpr,%0" : "=r"(n));
|
|
|
|
/* clear screen */
|
|
#ifdef HAVE_LCD_BITMAP
|
|
#if LCD_DEPTH > 1
|
|
lcd_set_backdrop(NULL);
|
|
lcd_set_drawmode(DRMODE_SOLID);
|
|
lcd_set_foreground(LCD_BLACK);
|
|
lcd_set_background(LCD_WHITE);
|
|
#endif
|
|
lcd_setfont(FONT_SYSFIXED);
|
|
lcd_set_viewport(NULL);
|
|
#endif
|
|
|
|
lcd_clear_display();
|
|
/* output exception */
|
|
n = (n - (unsigned)UIE4 + 12)>>2; /* get exception or interrupt number */
|
|
lcd_putsf(0, 0, "I%02x:%s", n, irqname[n]);
|
|
lcd_putsf(0, 1, "at %08x", pc);
|
|
lcd_update();
|
|
|
|
/* try to restart firmware if ON is pressed */
|
|
system_exception_wait();
|
|
|
|
/* enable the watchguard timer, but don't service it */
|
|
RSTCSR_W = 0x5a40; /* Reset enabled, power-on reset */
|
|
TCSR_W = 0xa560; /* Watchdog timer mode, timer enabled, sysclk/2 */
|
|
while (1);
|
|
}
|
|
|
|
void system_init(void)
|
|
{
|
|
/* Disable all interrupts */
|
|
IPRA = 0;
|
|
IPRB = 0;
|
|
IPRC = 0;
|
|
IPRD = 0;
|
|
IPRE = 0;
|
|
|
|
/* NMI level low, falling edge on all interrupts */
|
|
ICR = 0;
|
|
|
|
/* Enable burst and RAS down mode on DRAM */
|
|
DCR |= 0x5000;
|
|
|
|
/* Activate Warp mode (simultaneous internal and external mem access) */
|
|
BCR |= 0x2000;
|
|
|
|
/* Bus state controller initializations. These are only necessary when
|
|
running from flash. */
|
|
WCR1 = 0x40FD; /* Long wait states for CS6 (ATA), short for the rest. */
|
|
WCR3 = 0x8000; /* WAIT is pulled up, 1 state inserted for CS6 */
|
|
}
|
|
|
|
void system_reboot (void)
|
|
{
|
|
disable_irq();
|
|
|
|
asm volatile ("ldc\t%0,vbr" : : "r"(0));
|
|
|
|
PACR2 |= 0x4000; /* for coldstart detection */
|
|
IPRA = 0;
|
|
IPRB = 0;
|
|
IPRC = 0;
|
|
IPRD = 0;
|
|
IPRE = 0;
|
|
ICR = 0;
|
|
|
|
asm volatile ("jmp @%0; mov.l @%1,r15" : :
|
|
"r"(*(int*)0),"r"(4));
|
|
}
|
|
|
|
void system_exception_wait(void)
|
|
{
|
|
#if (CONFIG_LED == LED_REAL)
|
|
bool state = false;
|
|
int i = 0;
|
|
#endif
|
|
|
|
while (1)
|
|
{
|
|
#if (CONFIG_LED == LED_REAL)
|
|
if (--i <= 0)
|
|
{
|
|
state = !state;
|
|
led(state);
|
|
i = 240000;
|
|
}
|
|
#endif
|
|
|
|
#if CONFIG_KEYPAD == PLAYER_PAD
|
|
/* Player */
|
|
if (!(PADRL & 0x20))
|
|
#elif CONFIG_KEYPAD == RECORDER_PAD
|
|
/* Recorder */
|
|
#ifdef HAVE_FMADC
|
|
if (!(PCDR & 0x0008))
|
|
#else
|
|
if (!(PBDRH & 0x01))
|
|
#endif
|
|
#elif CONFIG_KEYPAD == ONDIO_PAD
|
|
/* Ondio */
|
|
if (!(PCDR & 0x0008))
|
|
#endif /* CONFIG_KEYPAD */
|
|
return;
|
|
}
|
|
}
|
|
|
|
/* Utilise the user break controller to catch invalid memory accesses. */
|
|
int system_memory_guard(int newmode)
|
|
{
|
|
static const struct {
|
|
unsigned long addr;
|
|
unsigned long mask;
|
|
unsigned short bbr;
|
|
} modes[MAXMEMGUARD] = {
|
|
/* catch nothing */
|
|
{ 0x00000000, 0x00000000, 0x0000 },
|
|
/* catch writes to area 02 (flash ROM) */
|
|
{ 0x02000000, 0x00FFFFFF, 0x00F8 },
|
|
/* catch all accesses to areas 00 (internal ROM) and 01 (free) */
|
|
{ 0x00000000, 0x01FFFFFF, 0x00FC }
|
|
};
|
|
|
|
int oldmode = MEMGUARD_NONE;
|
|
int i;
|
|
|
|
/* figure out the old mode from what is in the UBC regs. If the register
|
|
values don't match any mode, assume MEMGUARD_NONE */
|
|
for (i = MEMGUARD_NONE; i < MAXMEMGUARD; i++)
|
|
{
|
|
if (BAR == modes[i].addr && BAMR == modes[i].mask &&
|
|
BBR == modes[i].bbr)
|
|
{
|
|
oldmode = i;
|
|
break;
|
|
}
|
|
}
|
|
|
|
if (newmode == MEMGUARD_KEEP)
|
|
newmode = oldmode;
|
|
|
|
BBR = 0; /* switch off everything first */
|
|
|
|
/* always set the UBC according to the mode, in case the old settings
|
|
didn't match any valid mode */
|
|
BAR = modes[newmode].addr;
|
|
BAMR = modes[newmode].mask;
|
|
BBR = modes[newmode].bbr;
|
|
|
|
return oldmode;
|
|
}
|