as3525v2: only clear DIV0 bits in set_cpu_frequency() (not bit 6)
git-svn-id: svn://svn.rockbox.org/rockbox/trunk@25595 a1c6a512-1295-4272-9138-f99709370657
This commit is contained in:
parent
5a8b5f1ebf
commit
3b1c3881f0
1 changed files with 2 additions and 2 deletions
|
@ -439,7 +439,7 @@ void set_cpu_frequency(long frequency)
|
||||||
if(frequency == CPUFREQ_MAX)
|
if(frequency == CPUFREQ_MAX)
|
||||||
{
|
{
|
||||||
/* Change PCLK while FCLK is low, so it doesn't go too high */
|
/* Change PCLK while FCLK is low, so it doesn't go too high */
|
||||||
CGU_PERI = (CGU_PERI & ~(0x1F << 2)) | (AS3525_PCLK_DIV0 << 2);
|
CGU_PERI = (CGU_PERI & ~(0xF << 2)) | (AS3525_PCLK_DIV0 << 2);
|
||||||
|
|
||||||
delay = 40; while(delay--) asm("nop");
|
delay = 40; while(delay--) asm("nop");
|
||||||
|
|
||||||
|
@ -461,7 +461,7 @@ void set_cpu_frequency(long frequency)
|
||||||
delay = 40; while(delay--) asm("nop");
|
delay = 40; while(delay--) asm("nop");
|
||||||
|
|
||||||
/* Change PCLK after FCLK is low, so it doesn't go too high */
|
/* Change PCLK after FCLK is low, so it doesn't go too high */
|
||||||
CGU_PERI = (CGU_PERI & ~(0x1F << 2)) | (AS3525_PCLK_DIV0_UNBOOSTED << 2);
|
CGU_PERI = (CGU_PERI & ~(0xF << 2)) | (AS3525_PCLK_DIV0_UNBOOSTED << 2);
|
||||||
delay = 40; while(delay--) asm("nop");
|
delay = 40; while(delay--) asm("nop");
|
||||||
}
|
}
|
||||||
|
|
||||||
|
|
Loading…
Reference in a new issue