2005-01-28 12:29:21 +00:00
|
|
|
#include "config.h"
|
|
|
|
|
|
|
|
ENTRY(start)
|
2005-07-18 12:40:29 +00:00
|
|
|
#ifdef CPU_COLDFIRE
|
2005-01-28 12:29:21 +00:00
|
|
|
OUTPUT_FORMAT(elf32-m68k)
|
2006-08-31 19:45:05 +00:00
|
|
|
INPUT(target/coldfire/crt0.o)
|
2006-02-05 17:34:49 +00:00
|
|
|
#elif defined (CPU_ARM)
|
2005-11-07 23:07:19 +00:00
|
|
|
OUTPUT_FORMAT(elf32-littlearm)
|
|
|
|
OUTPUT_ARCH(arm)
|
2006-10-11 17:47:32 +00:00
|
|
|
#ifdef CPU_PP
|
2006-12-19 11:33:53 +00:00
|
|
|
INPUT(target/arm/crt0-pp-bl.o)
|
2007-11-11 21:07:17 +00:00
|
|
|
#elif CONFIG_CPU==DM320
|
2007-09-30 17:12:20 +00:00
|
|
|
INPUT(target/arm/tms320dm320/crt0.o)
|
2007-11-11 21:06:34 +00:00
|
|
|
#elif CONFIG_CPU==S3C2440
|
|
|
|
INPUT(target/arm/s3c2440/crt0.o)
|
2007-10-28 11:08:10 +00:00
|
|
|
#elif defined(CPU_TCC77X)
|
|
|
|
INPUT(target/arm/tcc77x/crt0.o)
|
2008-01-14 22:04:48 +00:00
|
|
|
#elif defined(CPU_TCC780X)
|
|
|
|
INPUT(target/arm/tcc780x/crt0.o)
|
2007-12-23 12:19:40 +00:00
|
|
|
#elif CONFIG_CPU==IMX31L
|
|
|
|
INPUT(target/arm/imx31/crt0.o)
|
2006-10-11 17:47:32 +00:00
|
|
|
#else
|
2006-08-31 19:45:05 +00:00
|
|
|
INPUT(target/arm/crt0.o)
|
|
|
|
#endif
|
2005-01-28 12:29:21 +00:00
|
|
|
#else
|
|
|
|
OUTPUT_FORMAT(elf32-sh)
|
2006-08-31 19:45:05 +00:00
|
|
|
INPUT(target/sh/crt0.o)
|
2005-11-07 23:07:19 +00:00
|
|
|
#endif
|
2005-01-28 12:29:21 +00:00
|
|
|
|
2005-11-16 23:15:59 +00:00
|
|
|
#define DRAMSIZE (MEMORYSIZE * 0x100000)
|
2005-01-28 12:29:21 +00:00
|
|
|
|
2005-07-09 07:46:42 +00:00
|
|
|
#ifdef IRIVER_H100_SERIES
|
2005-04-20 06:48:17 +00:00
|
|
|
#define DRAMORIG 0x31000000
|
2005-01-28 12:29:21 +00:00
|
|
|
#define IRAMORIG 0x10000000
|
|
|
|
#define IRAMSIZE 0x18000
|
|
|
|
#define FLASHORIG 0x001f0000
|
|
|
|
#define FLASHSIZE 2M
|
2005-11-16 23:15:59 +00:00
|
|
|
#elif defined(IRIVER_H300_SERIES)
|
|
|
|
#define DRAMORIG 0x31000000
|
|
|
|
#define IRAMORIG 0x10000000
|
|
|
|
#define IRAMSIZE 0x18000
|
|
|
|
#define FLASHORIG 0x003f0000
|
|
|
|
#define FLASHSIZE 4M
|
2007-03-04 14:09:21 +00:00
|
|
|
#elif defined(IAUDIO_X5) || defined(IAUDIO_M5)
|
2006-02-04 00:01:15 +00:00
|
|
|
#define DRAMORIG 0x31000000
|
|
|
|
#define IRAMORIG 0x10000000
|
|
|
|
#define IRAMSIZE 0x20000
|
2006-02-23 10:40:14 +00:00
|
|
|
#define FLASHORIG 0x00010000
|
2006-02-04 00:01:15 +00:00
|
|
|
#define FLASHSIZE 4M
|
2008-03-12 20:35:42 +00:00
|
|
|
#elif defined(IAUDIO_M3)
|
|
|
|
#define DRAMORIG 0x31000000
|
|
|
|
#define IRAMORIG 0x10000000
|
|
|
|
#define IRAMSIZE 0x18000
|
|
|
|
#define FLASHORIG 0x00010000
|
|
|
|
#define FLASHSIZE 4M
|
2005-11-07 23:07:19 +00:00
|
|
|
#elif CONFIG_CPU == PP5020
|
|
|
|
#define DRAMORIG 0x10000000
|
|
|
|
#define IRAMORIG 0x40000000
|
|
|
|
#define IRAMSIZE 0x18000
|
|
|
|
#define FLASHORIG 0x001f0000
|
|
|
|
#define FLASHSIZE 2M
|
2007-07-26 21:51:44 +00:00
|
|
|
#elif (CONFIG_CPU == PP5022) || (CONFIG_CPU == PP5024)
|
2006-08-01 22:23:00 +00:00
|
|
|
#define DRAMORIG 0x10000000
|
2007-09-09 11:20:20 +00:00
|
|
|
#ifndef IRAMORIG
|
2006-08-01 22:23:00 +00:00
|
|
|
#define IRAMORIG 0x40000000
|
2007-09-09 11:20:20 +00:00
|
|
|
#endif
|
2007-07-26 21:51:44 +00:00
|
|
|
#define IRAMSIZE 0x20000
|
2006-08-01 22:23:00 +00:00
|
|
|
#define FLASHORIG 0x001f0000
|
|
|
|
#define FLASHSIZE 2M
|
2006-02-24 15:42:52 +00:00
|
|
|
#elif CONFIG_CPU == S3C2440
|
|
|
|
#define DRAMORIG 0x30000000
|
|
|
|
#define IRAMORIG 0x40000000
|
|
|
|
#define IRAMSIZE 4K
|
|
|
|
#define FLASHORIG 0x0000000
|
|
|
|
#define FLASHSIZE 1M
|
2007-09-20 04:46:41 +00:00
|
|
|
#elif CONFIG_CPU == DM320
|
|
|
|
#define DRAMORIG 0x00900000
|
|
|
|
#define IRAMORIG 0x00000000
|
|
|
|
#define IRAMSIZE 16K
|
|
|
|
#define FLASHORIG 0x00100000
|
|
|
|
#define FLASHSIZE 8M
|
2006-02-05 17:34:49 +00:00
|
|
|
#elif CONFIG_CPU == PP5002
|
|
|
|
#define DRAMORIG 0x28000000
|
|
|
|
#define IRAMORIG 0x40000000
|
|
|
|
#define IRAMSIZE 0x18000
|
|
|
|
#define FLASHORIG 0x001f0000
|
|
|
|
#define FLASHSIZE 2M
|
2007-09-21 15:51:53 +00:00
|
|
|
#elif CONFIG_CPU == IMX31L
|
2008-02-08 02:20:05 +00:00
|
|
|
#define DRAMORIG (0x02000000-0x00100000)
|
|
|
|
#undef DRAMSIZE
|
|
|
|
#define DRAMSIZE (1 << 20) /* Limit 1 MB for bootloader */
|
|
|
|
#define IRAM DRAM
|
2007-09-21 15:51:53 +00:00
|
|
|
#define IRAMORIG 0x1FFFC000
|
|
|
|
#define IRAMSIZE 16K
|
|
|
|
#define FLASHORIG 0x0000000
|
|
|
|
#define FLASHSIZE 1M
|
2007-10-28 11:08:10 +00:00
|
|
|
#elif defined(CPU_TCC77X)
|
|
|
|
#define DRAMORIG 0x20000000
|
|
|
|
#define IRAMORIG 0x00000000
|
|
|
|
#define IRAMSIZE 64K
|
|
|
|
#define FLASHORIG 0x0000000
|
|
|
|
#define FLASHSIZE 1M
|
2008-01-14 22:04:48 +00:00
|
|
|
#elif defined(CPU_TCC780X)
|
|
|
|
#define DRAMORIG 0x20000000
|
|
|
|
#define IRAMORIG 0x00000000
|
|
|
|
#define IRAMSIZE 4K
|
|
|
|
#define FLASHORIG 0x0000000
|
|
|
|
#define FLASHSIZE 1M
|
2005-01-28 12:29:21 +00:00
|
|
|
#else
|
|
|
|
#define DRAMORIG 0x09000000
|
|
|
|
#define IRAMORIG 0x0f000000
|
|
|
|
#define IRAMSIZE 0x1000
|
|
|
|
#define FLASHORIG 0x02000000 + ROM_START
|
|
|
|
#define FLASHSIZE 256K - ROM_START
|
|
|
|
#endif
|
|
|
|
|
2008-01-14 22:04:48 +00:00
|
|
|
#if defined(CPU_TCC77X) || defined(CPU_TCC780X)
|
2007-10-28 11:08:10 +00:00
|
|
|
MEMORY
|
|
|
|
{
|
|
|
|
#ifdef TCCBOOT
|
|
|
|
DRAM : ORIGIN = DRAMORIG + DRAMSIZE - 0x100000, LENGTH = 0x100000
|
|
|
|
#else
|
|
|
|
DRAM : ORIGIN = DRAMORIG, LENGTH = DRAMSIZE
|
|
|
|
#endif
|
|
|
|
IRAM : ORIGIN = IRAMORIG, LENGTH = IRAMSIZE
|
|
|
|
}
|
2008-02-08 02:20:05 +00:00
|
|
|
#elif CONFIG_CPU == IMX31L
|
|
|
|
MEMORY
|
|
|
|
{
|
|
|
|
DRAM : ORIGIN = DRAMORIG, LENGTH = DRAMSIZE
|
|
|
|
}
|
|
|
|
#elif !defined(CPU_PP) && (CONFIG_CPU!=S3C2440)
|
2005-01-28 12:29:21 +00:00
|
|
|
MEMORY
|
|
|
|
{
|
|
|
|
DRAM : ORIGIN = DRAMORIG, LENGTH = DRAMSIZE
|
|
|
|
IRAM : ORIGIN = IRAMORIG, LENGTH = IRAMSIZE
|
|
|
|
FLASH : ORIGIN = FLASHORIG, LENGTH = FLASHSIZE
|
|
|
|
}
|
2005-11-07 23:07:19 +00:00
|
|
|
#endif
|
|
|
|
|
2005-01-28 12:29:21 +00:00
|
|
|
SECTIONS
|
2006-08-03 08:41:44 +00:00
|
|
|
#ifdef CPU_PP
|
2005-11-07 23:07:19 +00:00
|
|
|
{
|
|
|
|
. = IRAMORIG;
|
|
|
|
|
2007-11-11 21:06:34 +00:00
|
|
|
.text : {
|
2005-11-07 23:07:19 +00:00
|
|
|
*(.init.text)
|
2007-02-20 11:06:01 +00:00
|
|
|
*(.text*)
|
2005-11-07 23:07:19 +00:00
|
|
|
}
|
|
|
|
|
2007-10-13 14:53:34 +00:00
|
|
|
.data : {
|
2005-11-07 23:07:19 +00:00
|
|
|
*(.icode)
|
|
|
|
*(.irodata)
|
|
|
|
*(.idata)
|
2007-02-20 11:06:01 +00:00
|
|
|
*(.data*)
|
2005-11-07 23:07:19 +00:00
|
|
|
_dataend = . ;
|
|
|
|
}
|
|
|
|
|
|
|
|
.stack :
|
|
|
|
{
|
|
|
|
*(.stack)
|
|
|
|
_stackbegin = .;
|
|
|
|
stackbegin = .;
|
|
|
|
. += 0x2000;
|
|
|
|
_stackend = .;
|
|
|
|
stackend = .;
|
|
|
|
}
|
|
|
|
|
2005-11-13 20:59:30 +00:00
|
|
|
/* The bss section is too large for IRAM - we just move it 16MB into the
|
|
|
|
DRAM */
|
2005-11-07 23:07:19 +00:00
|
|
|
|
2005-11-13 20:59:30 +00:00
|
|
|
. = (DRAMORIG+16*1024*1024);
|
2005-11-07 23:07:19 +00:00
|
|
|
.bss : {
|
2005-11-20 01:58:56 +00:00
|
|
|
_edata = .;
|
2007-02-20 11:06:01 +00:00
|
|
|
*(.bss*);
|
2005-11-07 23:07:19 +00:00
|
|
|
*(.ibss);
|
2005-11-20 01:58:56 +00:00
|
|
|
_end = .;
|
2005-11-07 23:07:19 +00:00
|
|
|
}
|
|
|
|
}
|
2006-08-12 08:27:48 +00:00
|
|
|
#elif (CONFIG_CPU==S3C2440)
|
|
|
|
{
|
2007-09-20 04:46:41 +00:00
|
|
|
. = DRAMORIG + 0x1000000;
|
|
|
|
|
|
|
|
.text : {
|
|
|
|
*(.init.text)
|
|
|
|
*(.text*)
|
|
|
|
}
|
|
|
|
|
|
|
|
.data : {
|
|
|
|
*(.icode)
|
|
|
|
*(.irodata)
|
|
|
|
*(.idata)
|
|
|
|
*(.data*)
|
|
|
|
. = ALIGN(0x4);
|
|
|
|
_dataend = . ;
|
|
|
|
}
|
|
|
|
|
|
|
|
.stack :
|
|
|
|
{
|
|
|
|
*(.stack)
|
|
|
|
_stackbegin = .;
|
|
|
|
stackbegin = .;
|
|
|
|
. += 0x2000;
|
|
|
|
_stackend = .;
|
|
|
|
stackend = .;
|
|
|
|
}
|
|
|
|
.bss : {
|
|
|
|
_edata = .;
|
|
|
|
*(.bss*);
|
|
|
|
*(.ibss);
|
2007-09-30 22:21:51 +00:00
|
|
|
*(COMMON)
|
2007-09-20 04:46:41 +00:00
|
|
|
_end = .;
|
|
|
|
}
|
|
|
|
}
|
2008-01-14 22:04:48 +00:00
|
|
|
#elif defined(CPU_TCC77X) || defined(CPU_TCC780X)
|
2007-10-28 11:08:10 +00:00
|
|
|
{
|
|
|
|
.text : {
|
|
|
|
*(.init.text)
|
|
|
|
*(.text)
|
|
|
|
*(.text*)
|
|
|
|
*(.glue_7)
|
|
|
|
*(.glue_7t)
|
|
|
|
} > DRAM
|
|
|
|
|
|
|
|
.data : {
|
|
|
|
*(.icode)
|
|
|
|
*(.irodata)
|
|
|
|
*(.idata)
|
|
|
|
*(.data*)
|
|
|
|
*(.rodata.*)
|
|
|
|
. = ALIGN(0x4);
|
|
|
|
_dataend = . ;
|
|
|
|
} > DRAM
|
|
|
|
|
|
|
|
.stack :
|
|
|
|
{
|
|
|
|
*(.stack)
|
|
|
|
_stackbegin = .;
|
|
|
|
stackbegin = .;
|
|
|
|
. += 0x2000;
|
|
|
|
_stackend = .;
|
|
|
|
stackend = .;
|
|
|
|
} > DRAM
|
|
|
|
.bss : {
|
|
|
|
_edata = .;
|
|
|
|
*(.bss*);
|
|
|
|
*(.ibss);
|
|
|
|
*(COMMON)
|
|
|
|
_end = .;
|
|
|
|
} > DRAM
|
|
|
|
}
|
2007-09-20 04:46:41 +00:00
|
|
|
#elif (CONFIG_CPU==DM320)
|
|
|
|
{
|
|
|
|
. = DRAMORIG + 0x1000000;
|
|
|
|
|
|
|
|
.text : {
|
2007-10-13 14:53:34 +00:00
|
|
|
loadaddress = .;
|
|
|
|
_loadaddress = .;
|
2007-09-20 04:46:41 +00:00
|
|
|
*(.init.text)
|
|
|
|
*(.text*)
|
|
|
|
*(.glue_7)
|
|
|
|
*(.glue_7t)
|
|
|
|
. = ALIGN(0x4);
|
|
|
|
} > DRAM
|
|
|
|
|
|
|
|
.rodata :
|
|
|
|
{
|
|
|
|
*(.rodata) /* problems without this, dunno why */
|
|
|
|
*(.rodata*)
|
|
|
|
*(.rodata.str1.1)
|
|
|
|
*(.rodata.str1.4)
|
|
|
|
. = ALIGN(0x4);
|
|
|
|
|
|
|
|
/* Pseudo-allocate the copies of the data sections */
|
|
|
|
_datacopy = .;
|
|
|
|
} > DRAM
|
|
|
|
|
|
|
|
.data : {
|
|
|
|
*(.icode)
|
|
|
|
*(.irodata)
|
|
|
|
*(.idata)
|
|
|
|
*(.data*)
|
|
|
|
. = ALIGN(0x4);
|
|
|
|
_dataend = . ;
|
2007-10-13 14:53:34 +00:00
|
|
|
} > DRAM
|
2007-09-20 04:46:41 +00:00
|
|
|
|
|
|
|
.stack :
|
|
|
|
{
|
|
|
|
*(.stack)
|
|
|
|
_stackbegin = .;
|
|
|
|
stackbegin = .;
|
|
|
|
. += 0x2000;
|
|
|
|
_stackend = .;
|
|
|
|
stackend = .;
|
2007-10-13 14:53:34 +00:00
|
|
|
} > DRAM
|
2007-09-22 06:04:14 +00:00
|
|
|
|
2007-10-13 14:53:34 +00:00
|
|
|
.bss :
|
|
|
|
{
|
2007-09-20 04:46:41 +00:00
|
|
|
_edata = .;
|
|
|
|
*(.bss*);
|
|
|
|
*(.ibss);
|
2007-09-30 22:21:51 +00:00
|
|
|
*(COMMON)
|
2007-09-20 04:46:41 +00:00
|
|
|
_end = .;
|
2007-10-13 14:53:34 +00:00
|
|
|
} > DRAM
|
2007-09-30 22:21:51 +00:00
|
|
|
|
2007-10-13 14:53:34 +00:00
|
|
|
.vectors IRAMORIG :
|
2007-09-22 06:04:14 +00:00
|
|
|
{
|
|
|
|
_vectorsstart = .;
|
|
|
|
KEEP(*(.resetvectors));
|
|
|
|
*(.resetvectors);
|
|
|
|
KEEP(*(.vectors));
|
|
|
|
*(.vectors);
|
|
|
|
_vectorsend = .;
|
2007-10-13 14:53:34 +00:00
|
|
|
} AT > DRAM
|
2007-09-22 06:04:14 +00:00
|
|
|
_vectorscopy = LOADADDR(.vectors);
|
2006-08-12 08:27:48 +00:00
|
|
|
}
|
2007-09-21 15:51:53 +00:00
|
|
|
#elif (CONFIG_CPU==IMX31L)
|
|
|
|
{
|
2008-02-08 02:20:05 +00:00
|
|
|
. = DRAMORIG;
|
|
|
|
|
|
|
|
.text :
|
|
|
|
{
|
|
|
|
*(.init.text)
|
|
|
|
*(.text*)
|
|
|
|
*(.icode)
|
|
|
|
*(.glue_7)
|
|
|
|
*(.glue_7t)
|
|
|
|
. = ALIGN(0x4);
|
|
|
|
} > DRAM
|
|
|
|
|
|
|
|
.rodata :
|
|
|
|
{
|
|
|
|
*(.rodata) /* problems without this, dunno why */
|
|
|
|
*(.rodata*)
|
|
|
|
*(.rodata.str1.1)
|
|
|
|
*(.rodata.str1.4)
|
|
|
|
. = ALIGN(0x4);
|
|
|
|
|
|
|
|
/* Pseudo-allocate the copies of the data sections */
|
|
|
|
_datacopy = .;
|
|
|
|
} > DRAM
|
|
|
|
|
|
|
|
.data :
|
|
|
|
{
|
|
|
|
*(.irodata)
|
|
|
|
*(.idata)
|
|
|
|
*(.data*)
|
|
|
|
. = ALIGN(0x4);
|
|
|
|
_dataend = . ;
|
|
|
|
} > DRAM
|
|
|
|
|
|
|
|
.stack :
|
|
|
|
{
|
|
|
|
*(.stack)
|
|
|
|
_stackbegin = .;
|
|
|
|
stackbegin = .;
|
|
|
|
. += 0x2000;
|
|
|
|
_stackend = .;
|
|
|
|
stackend = .;
|
|
|
|
} > IRAM
|
|
|
|
|
|
|
|
.bss :
|
|
|
|
{
|
|
|
|
_edata = .;
|
|
|
|
*(.bss*);
|
|
|
|
*(.ibss);
|
|
|
|
*(COMMON)
|
|
|
|
_end = .;
|
|
|
|
} > DRAM
|
|
|
|
|
2008-02-05 04:43:19 +00:00
|
|
|
.vectors 0x0 :
|
|
|
|
{
|
|
|
|
_vectorsstart = .;
|
|
|
|
*(.vectors);
|
2008-02-08 02:20:05 +00:00
|
|
|
KEEP(*(.vectors));
|
2008-02-05 04:43:19 +00:00
|
|
|
_vectorsend = .;
|
2008-02-08 02:20:05 +00:00
|
|
|
} AT > DRAM
|
|
|
|
_vectorscopy = LOADADDR(.vectors);
|
2007-09-21 15:51:53 +00:00
|
|
|
}
|
2005-11-07 23:07:19 +00:00
|
|
|
#else
|
2005-01-28 12:29:21 +00:00
|
|
|
{
|
|
|
|
.vectors :
|
|
|
|
{
|
2008-03-12 20:35:42 +00:00
|
|
|
#if defined(IAUDIO_X5) || defined(IAUDIO_M5) || defined(IAUDIO_M3)
|
2006-02-23 10:40:14 +00:00
|
|
|
*(.init.text)
|
|
|
|
#endif
|
2005-01-28 12:29:21 +00:00
|
|
|
_datacopy = .;
|
|
|
|
} > FLASH
|
|
|
|
|
|
|
|
.data : AT ( _datacopy )
|
|
|
|
{
|
|
|
|
_datastart = .;
|
2007-02-22 00:01:20 +00:00
|
|
|
KEEP(*(.resetvectors));
|
2005-01-28 12:29:21 +00:00
|
|
|
*(.resetvectors);
|
2007-02-22 00:01:20 +00:00
|
|
|
KEEP(*(.vectors));
|
2005-01-28 12:29:21 +00:00
|
|
|
*(.vectors);
|
|
|
|
. = ALIGN(0x200);
|
|
|
|
*(.icode)
|
2005-10-19 19:35:24 +00:00
|
|
|
*(.irodata)
|
2005-01-28 12:29:21 +00:00
|
|
|
*(.idata)
|
2007-02-20 11:06:01 +00:00
|
|
|
*(.data*)
|
2005-01-28 12:29:21 +00:00
|
|
|
. = ALIGN(0x4);
|
2007-09-20 04:46:41 +00:00
|
|
|
_dataend = .;
|
2005-01-28 12:29:21 +00:00
|
|
|
. = ALIGN(0x10); /* Maintain proper alignment for .text section */
|
|
|
|
} > IRAM
|
2007-09-20 04:46:41 +00:00
|
|
|
|
2005-01-28 12:29:21 +00:00
|
|
|
/* TRICK ALERT! Newer versions of the linker don't allow output sections
|
|
|
|
to overlap even if one of them is empty, so advance the location pointer
|
|
|
|
"by hand" */
|
|
|
|
.text LOADADDR(.data) + SIZEOF(.data) :
|
|
|
|
{
|
|
|
|
*(.init.text)
|
2007-02-20 11:06:01 +00:00
|
|
|
*(.text*)
|
2005-01-28 12:29:21 +00:00
|
|
|
. = ALIGN(0x4);
|
|
|
|
} > FLASH
|
|
|
|
|
|
|
|
.rodata :
|
|
|
|
{
|
2007-02-20 11:06:01 +00:00
|
|
|
*(.rodata*)
|
2005-01-28 12:29:21 +00:00
|
|
|
. = ALIGN(0x4);
|
|
|
|
_iramcopy = .;
|
|
|
|
} > FLASH
|
|
|
|
|
|
|
|
.stack :
|
|
|
|
{
|
|
|
|
*(.stack)
|
|
|
|
_stackbegin = .;
|
|
|
|
stackbegin = .;
|
|
|
|
. += 0x2000;
|
|
|
|
_stackend = .;
|
|
|
|
stackend = .;
|
|
|
|
} > IRAM
|
|
|
|
|
2007-03-04 14:09:21 +00:00
|
|
|
#if defined(IRIVER_H100_SERIES) || defined(IRIVER_H300_SERIES) \
|
2008-03-12 20:35:42 +00:00
|
|
|
|| defined(IAUDIO_X5) || defined(IAUDIO_M5) || defined(IAUDIO_M3)
|
2005-12-06 17:37:32 +00:00
|
|
|
.bss DRAMORIG+0x800000:
|
2005-11-16 23:15:59 +00:00
|
|
|
#else
|
2005-01-28 12:29:21 +00:00
|
|
|
.bss :
|
2005-11-16 23:15:59 +00:00
|
|
|
#endif
|
2005-01-28 12:29:21 +00:00
|
|
|
{
|
|
|
|
_edata = .;
|
2005-10-19 19:35:24 +00:00
|
|
|
*(.ibss)
|
2007-02-20 11:06:01 +00:00
|
|
|
*(.bss*)
|
2005-01-28 12:29:21 +00:00
|
|
|
*(COMMON)
|
|
|
|
_end = .;
|
2007-03-04 14:09:21 +00:00
|
|
|
#if defined(IRIVER_H100_SERIES) || defined(IRIVER_H300_SERIES) \
|
2008-03-12 20:35:42 +00:00
|
|
|
|| defined(IAUDIO_X5) || defined(IAUDIO_M5) || defined(IAUDIO_M3)
|
2005-11-16 23:15:59 +00:00
|
|
|
} > DRAM
|
|
|
|
#else
|
2005-01-28 12:29:21 +00:00
|
|
|
} > IRAM
|
2005-11-16 23:15:59 +00:00
|
|
|
#endif
|
2005-01-28 12:29:21 +00:00
|
|
|
|
|
|
|
}
|
2005-11-07 23:07:19 +00:00
|
|
|
#endif
|